

Received September 3, 2019, accepted September 19, 2019, date of publication September 23, 2019, date of current version October 7, 2019.

Digital Object Identifier 10.1109/ACCESS.2019.2942839

# Temperature-Aware Floorplanning for Fixed-Outline 3D ICs

# TIANMING NI<sup>®1,2</sup>, HAO CHANG<sup>®3</sup>, SHIDONG ZHU<sup>1</sup>, LIN LU<sup>1</sup>, XUEYUN LI<sup>4</sup>, QI XU<sup>4</sup>, HUAGUO LIANG<sup>4</sup>, AND ZHENGFENG HUANG<sup>4</sup>

<sup>1</sup>College of Electrical Engineering, Anhui Polytechnic University, Wuhu 241000, China

<sup>2</sup>Key Laboratory of Advanced Perception and Intelligent Control of High-end Equipment, Ministry of Education, Wuhu 241000, China
<sup>3</sup>Department of Computer Science and Technology, Anhui University of Finance and Economics, Bengbu 233030, China

<sup>4</sup>School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China

Corresponding authors: Hao Chang (007changhao@163.com) and Zhengfeng Huang (huangzhengfeng@139.com)

This work was supported in part by the Anhui Polytechnic University Research Startup Foundation under Grant 2018YQQ007, in part by the National Nature Science Foundation of China under Grant 61904001, Grant 61904047, Grant 61704001, Grant 61874156, Grant 61674048, and Grant 61834006, in part by the Anhui Provincial Natural Science Foundation under Grant 1808085QF196 and Grant 1908085QF272, in part by the Key projects of Natural Science Research of universities in Anhui Province under Grant KJ2019A0163 and Grant KJ2016A001, and in part by the Program for the Top Talents of Anhui Polytechnic University.

**ABSTRACT** Thermal characteristics have been considered as one of the most challenging problems in 3D integrated circuits (3D ICs). The vertically stacked multiple layers of active devices cause a rapid increase of power density and the thermal conductivity of the dielectric layers inserted between device layers for insulation is quite low compared to silicon and metal, which make the peak temperature of 3D ICs rise, leading to the performance degradation. In this paper, instead of inserting Thermal Through Silicon Vias (TTSVs) to reduce the peak temperature, a temperature-aware floorplanning algorithm based on simulated annealing for fixed-outline 3D IC is proposed. The concept of "hot" block is given, by placing the "hot" block of the 3D IC on the bottom layer of the chip (near the radiator) and reasonable intra-layer and interlayer heat limitation, the peak temperature of the 3D IC is minimized. The number, area and wirelength of the TSVs are also considered in this paper. The results show that the proposed temperature-aware 3D IC floorplanning can effectively reduce the chip peak temperature and the number of TSVs with reasonable area, wirelength and time overhead.

**INDEX TERMS** 3D IC, "hot" block, temperature-aware, floorplanning.

# I. INTRODUCTION

Three-dimensional integrated circuits (3D ICs) that employ the through-silicon vias (TSVs) vertically stacking multiple dies provide many benefits, such as high density, high bandwidth, and low power [1]–[6]. Fig. 1 presents an example of 3D IC consisting of two silicon layers, where inter-layer connections made up of TSV while intra-layer connections consist of metal wires. Although TSV can greatly shorten the total wirelength of chip, but the TSV area in the chip is tens to hundreds of times larger than that of a single logic gate, which will also bring obstacles to the floorplanning of 3D ICs [7]. In addition, the thermal problem poses a serious challenge to 3D IC design, since the vertically stacked multiple layers of active devices cause a rapid increase of power density and the thermal conductivity of the dielectric

The associate editor coordinating the review of this manuscript and approving it for publication was Cihun-Siyong Gong<sup>(D)</sup>.



FIGURE 1. Example of a two-layer TSV-based 3D IC.

layers inserted between device layers for insulation is quite low compared to silicon and metal [8], [9], which make the peak temperature of 3D ICs rise, leading to the performance degradation. In conclusion, it is very important to consider the number and peak temperature of TSV during floorplanning for designing 3D ICs with superior performance.

Inserting Thermal Through Silicon Vias (TTSVs) is one of the mainstream approaches of temperature-aware planning for fixed-outline 3D ICs [10]–[13]. Some blank areas are reserved for inserting TTSVs during floorplanning, and the heat inside 3D IC can be vertically transferred to the outside heat sink through TTSVs. Wang et al. [10] proposed a heat-dissipation system using redistribution layer (RDL) and TTSV array in 3D IC, which can rapidly reduce the hot spot temperature. Wong and Sung Kyu [11] presented a heat sink TTSV insertion algorithm during 3D floorplanning, which effectively reduced the peak temperature of the chip by using the least number of heat sinks. Goplen and Sapatnekar [12] used finite element analysis (FEA) to model the temperature, and the proposed algorithm can also effectively reduce the peak temperature of 3D ICs by minimizing the number of TTSVs. In [13], authors proposed a congestion minimization method to plan TTSVs, and the proposed two-stage floorplan design reduced the complexity of solution space, achieving lower chip temperature and shorter time. TTSV inserting is the most direct method of heat dissipation, but it does not solve the problem of local overheating on the silicon wafer. In addition, inserting TTSVs will occupy extensive wiring space, which increases the 3D floorplanning design complexity dramatically.

In this work, instead of inserting TTSVs to reduce the peak temperature, a temperature-aware floorplanning algorithm based on simulated annealing for fixed-outline 3D IC is proposed. The peak temperature of the 3D IC is minimized by setting intra-layer and inter-layer heat constraints. The number, area and wirelength of the TSVs are also considered in this paper. The results show that the proposed temperature-aware 3D IC floorplanning can effectively reduce the chip peak temperature and the number of TSVs with reasonable area, wirelength and time overhead.

The remainder of this paper is organized as follows. Section 2 introduces the floorplanning design of 3D ICs. Section 3 presents the proposed algorithm. Experimental results are shown in section 4. Finally, some conclusions are given in section 5.

#### **II. FLOORPLANNING FOR 3D IC**

Floorplanning is a key part in physical design of VLSI, and the results have an important impact on the size, global interconnection structure and performance of the final IC. According to different geometric partitions, floorplanning can be divided into two kinds [14]: one is slicing floorplanning, which can be subdivided by continuous horizontal and vertical cutting to a single module; another is non-slicing floorplanning, which cannot be subdivided into a single module through continuous horizontal and vertical cutting. Traditional 2D ICs only floorplan in the same plane layer, while 3D ICs floorplan simultaneously in multiple plane device layers.

### A. PROBLEM FORMULATION

The problem formulation of temperature-aware 3D floorplanning is as follows:



**FIGURE 2.** B\* tree description of 3D IC floorplanning: (a) Floorplanning of 3D IC; (b) B\* description.

Input information of floorplanning for 3D IC: 1) a collection of n modules  $\{m_1, m_2, \ldots, m_n\}$ , an area set  $\{a_1, a_2, \ldots, a_n\}$  of modules and an initial width  $w_i$  and height  $h_i$  of each module; 2) Network cable set  $\{e_1, e_2, \ldots\}$ , each network cable in E represents the interconnection information between modules; 3) n modules corresponding power density set  $\{p_1, p_2, \ldots, p_n\}$ ; 4) the number of layers to be divided K, and K is a positive integer.

Output information of floorplanning for 3D IC:  $F = \{\{(x_i, y_i, z_i, w_i, h_i)\} | z_i \in \{1, 2, ..., k\}, i \in \{1, 2, ..., n\}\};$ where  $(x_i, y_i)$  is the coordinate of the lower left corner of the module,  $w_i$  is the width of module i,  $h_i$  is the height of module i, and  $z_i$  is the chip layer where the module is located.

The constraints of floorplanning for 3D IC: 1) there is no overlapping area of modules in the same layer; 2) fixedoutline constraints, which refer to the layout planning in a predetermined area; 3) cross-cutting ratio constraints, this paper discusses the soft modules, so the length and width of each module is variable in a certain range.

#### **B. DATA STRUCTURE**

The floorplanning of the non-division structure is more general and common, so this paper aims at the floorplanning of this non-division structure. There are many kinds of data structures for floorplanning. This paper uses the B\* tree [15] data structure to describe the floorplanning, as shown in Fig. 2. Fig. 2(a) is the floorplanning of each layer of the 3D ICs, and Fig. 2(b) is the B\* tree corresponding to each layer of the 3D ICs. In the B\* tree description, each B\* tree represents a floorplanning of one layer, the root node represents the module at the bottom left corner of the floorplanning. The right side of the root node is the left child, and the root node closest to the upper left side is the right child. Such recursion can transform the floorplanning into a one-to-one corresponding B\* tree. Similarly, the B\* tree can be transformed into a one-to-one floorplanning.

### C. PERTURBATION OPERATION

3D IC floorplanning is a process of searching the best solution by perturbing unceasingly based on the random initial solution described by the B\* tree. There are six types of perturbation operations used in this paper: intra-layer module exchange; module rotation; module movement and modified cross-cut ratio (aspect ratio); inter-module switching and inter-layer module movement. Traditional 2D IC floorplanning only performs module operations intra layer, i.e. perturbation operation in the same B\* tree, so it only includes the first four kinds of perturbation. However, 3D ICs are stacked vertically by a plurality of 2D ICs, and the B\* tree description includes many sub-B\* trees, and each sub-B\* tree corresponds to one layer of 3D ICs. Therefore, the perturbation operation increases the inter-layer module exchange and movement, which corresponds to the exchange and movement of nodes in different sub-B\* trees.

#### D. TEMPERATURE ESTIMATION

The temperature simulation tool Hotspot [16] can perform temperature effectively, but it takes too long time for calculation. If the temperature simulated by Hotspot is used as a parameter to guide the temperature-sensitive floorplanning of the chip in each iteration of simulated annealing, a more accurate solution can be obtained, but the time overhead is unacceptable. According to the derivation in [13]:

$$T = P \times R = \frac{P \times t}{k \times A} = \frac{P}{A} \times \frac{t}{k} = \frac{t}{k} \times p \tag{1}$$

where *T* denotes the temperature rise, *P* is the power, *R* is the thermal resistance of the chip, *t* is the thickness of the chip, *k* is the thermal conductivity of the material, *A* is the area of the module, *p* is the power density of the module. It can be seen from formula (1) that after the material and chip thickness are determined, t/k is a fixed value, so the temperature rise across the chip is proportional to the power density. The power density can be used instead of the steady state temperature of the chip to guide floorplanning to reduce the time overhead.

This heat model assume that the chip material is an isotropic continuous medium, and it conducts heat steadily, then 1D heat conduction equation can be obtained. In the algorithm, we only use this formula to get an approximate temperature value. The final layout structure can be obtained by using accurate 3D temperature simulation tools such as HotSpot software.

# E. INTRA-LAYER AND INTER-LAYER THERMAL CONSTRAINTS

In this paper, the concept of "hot module" is proposed. Given the set of modules  $M = \{m_1, m_2, ..., m_n\}$ , where each module corresponds to a power density of  $p = \{p_1, p_2, ..., p_n\}$ , and the average power density of all modules in the set is obtained:

$$p_{avq} = \frac{\sum_{i=1}^{n} p_i \times a_i}{\sum_{i=1}^{n} a_i} \tag{2}$$

L module2 module1

FIGURE 3. Top view of intra-layer module relationship.

where  $a_i$  is the area of the i-th module, *n* is the total number of modules, and the module with the power density  $p_i$  greater than  $p_{avq}$  is defined as the "hot" module of the module set. This paper covers two different concepts of the "hot" module of 3D IC and the "hot" module within the 3D IC layer. The former module is the whole 3D IC, while the latter module is a layer of 3D IC.

Research on 2D ICs shows that the temperature of the module is not only related to its own power density, but also to the power density of adjacent modules. Modules with high power density in the chip may cause higher temperature, while modules with lower power density generally do not cause higher temperatures. Thus, hotspot with high peak temperature can be avoided in the floorplanning of 3D ICs by using "hot" module as observation objects and reasonably arranging "hot" module.

In each layer of the 3D IC, "hot" module should be avoided as close as possible [13]. Fig. 3 shows a top view of the relationship between intra-layer modules of a 3D IC. The transverse heat transfers from module 1 to module 2 is as follows:

$$heat(T_1, T_2) = c \times (T_1 - T_2) \times L \tag{3}$$

where *c* is the proportionality factor,  $T_1$  and  $T_2$  are the temperatures of module 1 and module 2 respectively, and *L* is the adjacent length of two modules. It shows that the greater the temperature difference and the adjacent length between adjacent modules, the greater the heat transfer between modules; Module 1 will transfer heat to module 2 When  $T_1 > T_2$ , otherwise, module 2 will transfer heat to module 1.

According to the previous reasoning, the temperature of the module can be approximated by the power density, so equation (3) is equivalent to:

$$heat(p_1, p_2) = c \times (p_1 - p_2) \times L \tag{4}$$

If module 1 is contiguous with multiple modules, the total heat transferred by module 1 to all surrounding adjacent modules is:

$$heat_{total}(p_1) = \sum_{m_i} c \times (p_1 - p_2) \times L$$
(5)

where  $m_i$  is all modules adjacent to module 1. It is not necessary to calculate the total heat transferred by each module to the surrounding modules during floorplanning for 3D ICs. Only the "hot" module may have a higher temperature, so it



FIGURE 4. Top view of inter-layer module relationship.

is only necessary to calculate the total heat transferred by the "hot" module of intra-layer of the 3D IC:

$$Heat_{intralaver} = \sum_{m_{hot}} heat_{total}(p_{hot})$$
(6)

 $m_{hot}$  is the "hot" modules of intra-layer of the 3D ICs.

3D IC should also avoid stacking modules with high power density among the vertically stacked layers. When two high power density modules overlap between different layers, hot spots with higher temperature may be generated. As shown in Fig. 4, the top view of the relationship between two modules in different wafer layers of 3D chip is presented, the heat generated by two modules in the overlapping area is as follows:

$$heat'(p_1, p_2) = c'(p_1 + p_2) \times overlap \tag{7}$$

where c' is the proportionality factor,  $p_1$  and  $p_2$  are the power density of module 1 and module 2, respectively; and overlap is the overlapping area of two modules. When module 1 overlaps with multiple modules in different layers, the total heat generated by overlapping area is:

$$heat'_{total}(p_1) = \sum_{m_i} c'(p_1 + p_2) \times overlap$$
(8)

where  $m_i$  is all modules that overlap vertically with module 1. The total heat in the overlap area of all modules with higher power density of all 3D interlayers is:

$$Heat_{interlayer} = \sum_{m_{hot}} heat'_{total}(p_{hot})$$
(9)

 $m_{hot}$  is the module with high power density of all 3D ICs. In this paper, the module with higher power density selected in the interlayer heat constraints section, which is the same as the strategy of 3DFP implemented in [17] that only the module with the highest power density in each layer is selected.

#### F. AREA, WIRE LENGTH AND TSV NUMBERS

3D IC area is the product of the maximum length and width of each wafer layer; wire length is estimated by the most widely used half-perimeter wire length (HPWL) in Manhattan interconnection structure [18]. The estimated length of HPWL is equal to the half perimeter of a Bounding Box. If a wire spans multiple layers, the number of TSVs needed to interconnect the wire is the difference between the maximum and minimum layers of the wire. When a wire is only in one layer, TSV is not needed for interconnection, and the sum of TSVs required for all wires is the TSVs of the whole 3D IC.

# **III. PROPOSED ALGORITHM**

The temperature-aware floorplanning algorithm proposed in this paper can be mainly divided into three stages. 1): The first stage is the initialization phase, which mainly completes the reading of basic circuit information, the marking of the "hot" module (whose power density is larger than the average power density of all modules) of 3D ICs, the sorting of the circuit modules by area, and the initial circuit division of placing all 3D ICs "hot" modules into the bottom layer of the chip (near the radiator). 2): The second stage is to synchronize the circuit division considering the chip area, total wire length and TSVs. Dividing the circuit module into different layers, and at the end of this stage, the boundary of floorplanning for 3D IC is determined to restrict the next stage of floorplanning. 3): The third stage is to carry out temperature-aware floorplanning. After the second stage is divided, the layer of the module is fixed. At this stage, we mainly consider the temperature of floorplanning, and find out the floorplanning results that the "hot" modules in the same layer are not as close as possible and the modules with higher power density between different layers (this paper refers to the module with the highest power density in each layer) are not overlapping as much as possible, and further optimize the area and total wire length.

The algorithm flow is as follows:

# 1) Stage 1: Initialization stage

*Step1*: Enter the number of layers to be divided of 3D ICs (this paper only discusses two-layer 3D ICs);

*Step2:* Read the relevant information of a given module: area, power density, wire;

*Step3*: Find the average power density  $p_{avq}$  of all modules, and mark the module with power density  $p_i > p_{avq}$  as the "hot" module of 3D IC;

*Step4:* Sort the circuit modules by area from large to small; *Step5:* Place "hot" modules of 3D ICs in different layers in a certain proportion (in this paper, place all "hot" modules at the bottom of the two-layer 3D IC), and the remaining non-"hot" modules are placed one by one into the smallest layer according to the greedy selection strategy and enter the next stage;

**2) Stage 2: First simulated annealing** (Chip area, total wire length and TSVs are considered simultaneously)

Step1: Initial the simulated annealing temperature;

*Step2:* Random floorplanning, save the initial floorplanning results to F and  $F_{best}$ , calculate the cost function:

$$Cost = \alpha \times Aarea + \beta \times WL + \xi \times dev(F) + \delta \times TSV$$
$$= Cost_{best}$$
(10)

Here, dev(F) is the area deviation.

Step3: Calculate the cost function Cost of floorplanning F, use perturbation operation to perturb the solution F, do not allow the "hot" modules of 3D ICs to move or exchange to different layers;

*Step4:* Calculate the cost function  $Cost_{new}$  of the new floorplanning  $F_{new}$  generated by F after perturbation. If  $Cost_{new} < Cost_{best}$ , assign  $F_{new}$  to  $F_{best}$  and F; otherwise, if  $Cost_{new} < Cost$ , assign  $F_{new}$  to F; and if  $Cost_{new} \ge Cost$ , assign  $F_{new}$  to F; and if  $Cost_{new} \ge Cost$ , assign  $F_{new}$  to F with a certain probability p;

*Step5:* Determine whether the simulated annealing algorithm is finished or not. If it's finished, jump to the Stage 3; otherwise, reduce the simulated annealing temperature and jump to Step 3 of Stage 2;

**3) Stage 3: the second simulated annealing** (Considering chip area, total wire length, and temperature simultaneously)

After the second stage of floorplanning for 3D IC, a better solution is obtained. At this stage, the temperature of the chip is taken into account, and the algorithm flow is basically the same as the simulated annealing in the previous stage. The difference is that different cost functions are used at this stage:

$$Cost = \alpha \times Area + \beta \times WL + \eta \times dev(F)$$
$$-\xi \times Heat_{intralaver} + \zeta \times Heat_{interlaver} \quad (11)$$

*Heat*<sub>intralaver</sub> is the total heat transferred from the "hot" modules in all layers to the surrounding modules. The larger the value, the more heat is transferred from the module with high power density to the module with low power density, the lower temperature of module itself, the lower the cost, so the minus sign is used in the formula. *Heat*<sub>intralaver</sub> is the total heat in the overlapping area of "hot" modules in different layers. The larger the value, the greater the heat generated in the overlapping area, the greater the possibility of high temperature, and the higher the cost, so the plus sign is used in the formula. After each iteration, the cost is calculated based on the floorplan thermal profile to guide the floorplan. The iteration process terminates once the SA convergence condition is satisfied or maximum iteration step is reached.

# **IV. EXPERIMENTAL RESULTS AND ANALYSIS**

# A. EXPERIMENT SETUP

To evaluate the proposed thermal management mechanism, a typical 3-D floorplanner (3DFP) [17], [9] that aims at reducing the average on-chip temperature is employed as our baseline.

We used the already existing 3DFP tool for temperature estimation, which in turn uses Hotspot 3D extension made by Hotspot [16], [19] to estimate 3D on-chip temperature. MCNC benchmarks are leveraged in the block-level evaluations. The algorithm proposed in this paper is implemented by C++ coding on the basis of 3DFP. The hardware platform is Linux server, which is configured as a four-core CPU of Intel (R) Xeon E5506 with 2.13GHz main frequency, 2GB memory, RHEL 5.4 operating system and 4.1.2 20080704 compiler of gc/g++.

The circuit used in the experiment is MCNC standard circuit. In order to verify the effectiveness of the algorithm, the experiments are carried out under the same hardware platform and the same power density. In order to avoid the instability of the simulated annealing algorithm, each circuit

Circuit	Wire Length / um					
Circuit	Baseline	Proposed	Rate(%)			
xerox	437960	428492	-2.1			
hp	123303	118755	-3.7			
ami33	29315	36248	23.7			
ami49	601629	618555	2.8			
Average	_	5.175				
Circuit	Area /mm <sup>2</sup>					
	Baseline	Proposed	Rate(%)			
xerox	10.95	11.33	3.5			
hp	5.65	5.63	-0.4			
ami33	0.633	0.755	19.3			
ami49	20.55	21.57	5			
Average	_	— —				
11101080						
C: :	Pea	ak Temperature /	°C			
Circuit	Pea Baseline	ak Temperature / Proposed	°C Rate(%)			
Circuit	Pea Baseline 124.09	ak Temperature / Proposed 113.33	°C Rate(%) -8.7			
Circuit xerox hp	Pea Baseline 124.09 127.34	ak Temperature / Proposed 113.33 117.52	°C Rate(%) -8.7 -7.7			
Circuit xerox hp ami33	Pea Baseline 124.09 127.34 172.03	Ak Temperature / Proposed 113.33 117.52 151.70	°C Rate(%) -8.7 -7.7 -11.2			
Circuit xerox hp ami33 ami49	Pea Baseline 124.09 127.34 172.03 118.63	ak Temperature / Proposed 113.33 117.52 151.70 96.31	°C Rate(%) -8.7 -7.7 -11.2 -18.8			
Circuit xerox hp ami33 ami49 Average	Pea Baseline 124.09 127.34 172.03 118.63 —	k Temperature / Proposed 113.33 117.52 151.70 96.31 —	C Rate(%) -8.7 -7.7 -11.2 -18.8 -46.4			
Circuit xerox hp ami33 ami49 Average	Pea Baseline 124.09 127.34 172.03 118.63 —	ak Temperature / Proposed 113.33 117.52 151.70 96.31 — TSV Numbers	C Rate(%) -8.7 -7.7 -11.2 -18.8 -46.4			
Circuit xerox hp ami33 ami49 Average Circuit	Pea Baseline 124.09 127.34 172.03 118.63 — Baseline	ak Temperature / Proposed 113.33 117.52 151.70 96.31 — TSV Numbers Proposed	C Rate(%) -8.7 -7.7 -11.2 -18.8 -46.4 Rate(%)			
Circuit xerox hp ami33 ami49 Average Circuit xerox	Pea Baseline 124.09 127.34 172.03 118.63 — Baseline 116.60	ak Temperature / Proposed 113.33 117.52 151.70 96.31 — TSV Numbers Proposed 97.18	℃ Rate(%) -8.7 -7.7 -11.2 -18.8 -46.4 Rate(%) -16.7			
Circuit xerox hp ami33 ami49 Average Circuit xerox hp	Pea Baseline 124.09 127.34 172.03 118.63 — Baseline 116.60 30.47	ak Temperature / Proposed 113.33 117.52 151.70 96.31 — TSV Numbers Proposed 97.18 26.85	C Rate(%) -8.7 -7.7 -11.2 -18.8 -46.4 Rate(%) -16.7 -11.9			
Circuit xerox hp ami33 ami49 Average Circuit xerox hp ami33	Pea Baseline 124.09 127.34 172.03 118.63 — Baseline 116.60 30.47 56.33	ak Temperature / Proposed 113.33 117.52 151.70 96.31 — TSV Numbers Proposed 97.18 26.85 18.1	C Rate(%) -8.7 -7.7 -11.2 -18.8 -46.4 Rate(%) -16.7 -11.9 -67.9			
Circuit xerox hp ami33 ami49 Average Circuit xerox hp ami33 ami49	Pea Baseline 124.09 127.34 172.03 118.63 — Baseline 116.60 30.47 56.33 214.47	ak Temperature / Proposed 113.33 117.52 151.70 96.31 — TSV Numbers Proposed 97.18 26.85 18.1 83.00	C Rate(%) -8.7 -7.7 -11.2 -18.8 -46.4 Rate(%) -16.7 -11.9 -67.9 -61.3			

TABLE 1. Comparison of experimental results.

is run independently ten times, and then the average value is calculated.

In order to perform a fair comparison with baseline, we adopt the same thermal parameters used in the experiment as follows: silicon thickness is  $100\mu$ m, silicon thermal conductivity is 149W/(mK), silicon heat capacity is  $1.75 \times 10^6$  J/(m<sup>3</sup>K), thermal interface material (TIM) thickness  $20\mu$ m, TIM thermal conductivity is 4W/(mK), TIM heat capacity is  $4 \times 10^6$ J/(m<sup>3</sup>K), TSV lateral thermal conductivity is 100W/(mK), heat sink thermal conductivity is 200W/(mK), TSV diameter is  $10\mu$ m. For simplicity, the elastic mismatch between silicon and copper is neglected.

# B. COMPARISON OF WIRE LENGTH, AREA, PEAK TEMPERATURE AND TSV NUMBERS

The results of dividing the MCNC standard circuit into two layers of 3D chips using the proposed algorithm are shown in Table 1. The peak temperature is calculated by the 3DFP integrated Hotspot [16] tool after floorplanning. It can be seen from Table 1 that compared with the 3DFP, the wire length and area of this scheme increase by 5.175% and 6.85%, respectively; while the peak temperature decreases by 46.4%; the number of TSVs decreases by 39.45%.

#### TABLE 2. Comparison of time overhead.

	Time/s					
Circuit	Baseline <sup>[17]</sup>	Adopt	The	Rate of 3DFP initial	Rate of proposed	
		3DFP	Proposed	solution compared with	solution compared	
		initial		baseline (%)	with baseline (%)	
		solution				
xerox	162.75	230.52	174.24	41.6	7.1	
hp	70.35	166.25	129.89	136.2	84.6	
ami33	631.95	834.35	721.87	32.0	14.2	
ami49	2802.27	3569.53	3180.20	27.4	13.5	
Average	-	-	-	59.3	29.85	



FIGURE 5. Floorplanning for circuit ami49 layer 1 (bottom layer).



FIGURE 6. Floorplanning for circuit ami49 layer 2 (upper layer).

The heat constraint of 3DFP is that the modules with high power density are evenly divided into different wafer layers, but it still can't guarantee that the modules with high power density are not adjacent to each other, hot spots are still generated when modules with higher power density are in close proximity. In this scheme, the concept of "hot" block is proposed, and all the "hot" blocks of 3D ICs are placed at the bottom of the chip. This greedy placement strategy doesn't lead to overheating of the bottom layer, because the bottom layer is close to the radiator with the best heat dissipation performance, and the heat transfer between the "hot" blocks in the layer and the surrounding modules is considered in each layer. This proves the validity of greedy placement strategy of the "hot" blocks and transverse heat constraints in layers for 3D IC. Fig.5 and Fig.6 show the floorplanning results of ami49. The red part marks the "hot" blocks in each layer of ami49. It can be seen that the "hot" blocks in 3D IC layer are more evenly distributed in the IC, and there are relatively few "hot" blocks adjacent to each other.

3DFP does not consider the impact of TSV numbers on the cost of 3D ICs, but the number of TSVs is considered simultaneously in this scheme. The floorplanning results show that the proposed scheme greatly reduces the number of TSVs.

### C. COMPARISON OF TIME OVERHEAD

The time overhead of 3DFP, the scheme using the initial solution of 3DFP and the scheme presented in this paper are compared as shown in Table 2.

As shown in the fourth column of Table 2, the time overhead of this scheme is 29.85% higher than that of 3DFP, which is acceptable. In this iterative process of the simulated annealing algorithm, the lateral heat transfer and the number of TSVs in the "hot" block in the layer are calculated, which increases the time overhead, while the two factors are not taken into account in the 3DFP, so the time consumed in this step is longer than that in the 3DFP. However, the area is sorted in the initialization stage, and the initial division is carried out with the greedy selection strategy. A better initial solution is obtained to accelerate the convergence process of understanding. Moreover, this algorithm fixes the "hot" blocks of 3D IC to the bottom layer, which reduces the solution space to be searched by simulated annealing. The initial dividing stage of 3DFP is random dividing. The third column in Table 2 above is the time overhead of simulated annealing search using the initial solution of 3DFP, i.e. the initial result of random partition. From the time overhead of the third column, it can be seen that the time overhead of adopting random initial solution scheme is larger, which is 59.3% higher than that of 3DFP. The initial solution of this scheme is improved by 29.45% compared with the initial solution of 3DFP. Therefore, the table above proves the validity of the proposed scheme in the initial solution acquisition area sorting and greedy selection strategy.

# **V. CONCLUSION**

This paper proposes a temperature-aware 3D IC floorplanning algorithm, and gives the concept of "hot" block. By placing the "hot" block of the 3D IC on the bottom layer of the chip (near the radiator) and reasonable intra-layer and inter-layer heat limitation, the peak temperature of the 3D IC is effectively reduced. In addition, the number of TSVs are greatly reduced.

### REFERENCES

- [1] T. Ni, H. Liang, M. Nie, X. Xu, A. Yan, and Z. Huang, "A regionbased through-silicon via repair method for clustered faults," *IEICE Trans. Electron.*, vol. E100-C, no. 12, pp. 1108–1117, Dec. 2017.
- [2] T. Ni, M. Nie, H. Liang, J. Bian, X. Xu, X. Fang, Z. Huang, and X. Wen, "Vernier ring based pre-bond through silicon vias test in 3D ICs," *IEICE Electron. Express*, vol. 14, no. 18, p. 11, Jul. 2017.
- [3] T. Ni, H. Chang, X. Zhang, H. Xiao, and Z. Huang, "Research on physical unclonable functions circuit based on three dimensional integrated circuit," *IEICE Electron. Express*, vol. 15, no. 23, p. 10, Dec. 2018.
- [4] T. Ni, H. Chang, H. Qi, and Z. Huang, "A novel in-field TSV repair method for latent faults," *IEICE Electron. Express*, vol. 15, no. 23, p. 10, Dec. 2018.
- [5] T. Ni, H. Chang, X. Sun, X. Xia, and Z. Huang, "An enhanced time-todigital conversion solution for pre-bond TSV dual faults testing," *IEICE Electron. Express*, vol. 16, no. 3, p. 10, Feb. 2019.
- [6] T. Ni, Y. Yao, X. Li, Z. Huang, and H. Chang, "A novel built-in self-repair scheme for 3D memory," *IEEE Access*, vol. 7, pp. 65052–65059, 2019.
- [7] Q. Xu, S. Chen, and B. Li, "Combining the ant system algorithm and simulated annealing for 3D/2D fixed-outline floorplanning," *Appl. Soft Comput.*, vol. 40, pp. 150–160, Mar. 2016.
- [8] Q. Xu and S. Chen, "Fast thermal analysis for fixed-outline 3D floorplanning," *Integration*, vol. 59, pp. 157–167, Sep. 2017.
  [9] Q. Zou, E. Kursun, and Y. Xie, "Thermomechanical stress-aware manage-
- [9] Q. Zou, E. Kursun, and Y. Xie, "Thermomechanical stress-aware management for 3D IC designs," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 9, pp. 2678–2682, Sep. 2017.
- [10] F. Wang, Y. Li, and N. Yu, "A highly efficient heat-dissipation system using RDL and TTSV array in 3D IC," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC)*, Jun. 2019, pp. 1–3.
- [11] E. Wong and S. K. Lim, "3D floorplanning with thermal vias," in Proc. DATE Design, Automat. Test Eur., 2006, pp. 1–6.
- [12] B. Goplen and S. Sapatnekar, "Thermal via placement in 3D ICs," in Proc. Int. Symp. Phys. Design, 2005, pp. 167–174.
- [13] Y. Han and I. Koren, "Simulated annealing based temperature aware floorplanning," J. Low Power Electron., vol. 3, no. 2, pp. 141–155, 2007.
- [14] S. N. Adya and I. L. Markov, "Fixed-outline floorplanning: Enabling hierarchical design," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 11, no. 6, pp. 1120–1135, Dec. 2003.
- [15] M. Shunmugathammal, C. C. Columbus, and S. Anand, "A novel B\*tree crossover-based simulated annealing algorithm for combinatorial optimization in VLSI fixed-outline floorplans," in *Circuits, Systems, and Signal Processing.* Springer, 2019, pp. 1–19. doi: 10.1007/s00034-019-01054-9.
- [16] Hotspot. Accessed: Jan. 23, 2019. [Online]. Available: http://lava. cs.virginia.edu/HotSpot/
- [17] 3DFP. Accessed: Jun. 7, 2013. [Online]. Available: http://www. cse.psu.edu/~yxc236/3dfp/
- [18] P. Spindler, U. Schlichtmann, and F. M. Johannes, "Kraftwerk2—A fast force-directed quadratic placement approach using an accurate net model," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 27, no. 8, pp. 1398–1411, Aug. 2008.
- [19] W. Huang, K. Sankaranarayanan, K. Skadron, M. R. Stan, and R. J. Ribando, "Accurate, pre-RTL temperature-aware design using a parameterized, geometric thermal model," *IEEE Trans. Comput.*, vol. 57, no. 9, pp. 1277–1288, Sep. 2008.



**TIANMING NI** was born in 1991. He received the B.S. degree in integrated circuit design and integrated system from the Tianjin University of Technology, Tianjin, China, in 2013, and the Ph.D. degree in integrated circuit and system from the Hefei University of Technology, Hefei, China, in 2018. He joined the College of Electrical Engineering, Anhui Polytechnic University, in 2018. He has been a member of the Key Laboratory of Advanced Perception and Intelligent

Control of High-end Equipment, Ministry of Education, China, since 2019. His research interests include 3D IC testing and fault tolerance. He served on the organizing committee (publication chair) of the 27thIEEE Asian Test Symposium, in 2018.



**HAO CHANG** received the B.S. in computer science and technology from the Anhui University of Finance and Economics, Bengbu, China, in 2004, and the M.S. and Ph.D. degrees in computer application technology from the Hefei University of Technology, Hefei, China, in 2007 and 2015, respectively. He is currently an Associate Professor with the Department of Computer Science and Technology, Anhui University of Finance and Economics. His current research interests include 3D

ICs integration and test, built-in self-test, and fault tolerance.



**SHIDONG ZHU** was born in 1975. He received the M.S. degree in signal and information processing from Anhui University, in 2007. He is currently a Lecturer with the College of Electrical Engineering, Anhui Polytechnic University. His research interests include design for reliability for 3-D integrated circuits and signal processing.



**LIN LU** received the B.S. degree in microelectronics and solid-state electronics from Nanjing University, China, in 2003, and the Ph.D. degree in microelectronics and solid-state electronics from Peking University, China, in 2009. He was a Post-doctoral with the Nagoya Institute of Technology, from 2009 to 2012. He is currently a Professor with Anhui Polytechnic University, China. His current research interests include semiconductor materials and 3D ICs integration.



**XUEYUN LI** received the B.S. degree in integrated circuit design and integrated system from the Hefei University of Technology, in 2018, where she is currently pursuing the master's degree with the School of Electronic Science and Applied Physics. Her research interests include fault-tolerant and approximate computing.



**QI XU** received the B.E. degree in microelectronics from Anhui University, in 2012, and the Ph.D. degree in electronic science and technology from the University of Science and Technology of China, in 2018. He is currently a Lecturer with the School of Electronic Science and Applied Physics, Hefei University of Technology. His research interests include physical design automation and design for reliability for 3-D integrated circuits.



**HUAGUO LIANG** was born in 1959. He received the Ph.D. degree in computer science from the University of Stuttgart, Germany, in 2003. From 1998 to 2003, he was a Research Fellow with the Department of Computer Science, University of Stuttgart. He is currently a Professor and a Doctoral Supervisor with the School of Computer and Information, and School of Electronic Science and Applied Physics, HFUT, Hefei, China. He is also the Dean with the School of Electronic Science and

Applied Physics, and the School of Microelectronics, HFUT. He has taken charge of many projects (e.g. DFG, National Natural Science Foundation, Scientific Research Foundation for the Returned Overseas Chinese Scholars, State Education Ministry). He has published a book in Germany and more than 100 journal articles. His research interests include built-in-self-test, design automation of digital systems, ATPG algorithms, and distributed control, and so on.



**ZHENGFENG HUANG** received the Ph.D. degree in computer engineering from the Hefei University of Technology, in 2009. He joined the Hefei University of Technology as an Assistant Professor, in 2004, and has been an Associate Professor, since 2010. He was a Visiting Scholar with the University of Paderborn, Germany, from 2014 to 2015. He is currently a Professor, since 2018. His current research interests include design for soft error tolerance/mitigation. He is a member of Technical

Committee on Fault Tolerant Computing which belongs to China Computer Federation. He served on the organizing committee of the IEEE European Test Symposium, in 2014.

...