

Received July 30, 2019, accepted August 24, 2019, date of publication September 3, 2019, date of current version September 18, 2019. *Digital Object Identifier 10.1109/ACCESS.2019.2938980*

# An Asymmetric Switched Capacitor Multilevel Inverter With Component Reduction

ASGHAR TAHER[I](https://orcid.org/0000-0001-8266-3075)<sup>®1,2</sup>, AHAD RASULKHA[N](https://orcid.org/0000-0003-3834-5103)I<sup>2</sup>, AND HAI-PENG REN<sup>®1</sup>, (Member, IEEE)

<sup>1</sup> School of Electronics and Information Engineering, Xi'an Technological University, Xian 710021, China <sup>2</sup>Electrical Engineering Department, University of Zanjan, Zanjan 4537138791, Iran

Corresponding author: Hai-Peng Ren (renhaipeng@xaut.edu.cn)

This work was supported in part by the Shaanxi Provincial Special Support Program for Science and Technology Innovation Leader, in part by the Shaanxi Industrial Key Project under Grant 2018GY-165, and in part by the Key Laboratory Research Program from Department of Education of Shaanxi Provincial Government under Grant 18JS081.

**ABSTRACT** This paper proposes a new switched capacitor (SC-Type) inverter for asymmetrical multilevel inverters (MLIs) with fewer components. In order to balance the voltages of the capacitors, the proposed topology uses a special method to charge/discharge the capacitors. In the proposed inverter, the number of switches, the number of dc voltage sources, the amount of blocked voltage in the switches, and the power losses are reduced. Fewer components result in lower size, complexity, and cost of MLI. Cascade connection of the proposed topology is used to achieve a higher number of output voltage levels. The MATLAB simulations and experimental results of a 25-level MLI verify the good performance of the proposed inverter.

**INDEX TERMS** Multilevel inverters (MLIs), switched capacitor inverter, asymmetric topology, components reduction.

## **I. INTRODUCTION**

Multilevel inverters (MLIs) have been interested as necessary devices with a wide range of applications which growingly affect the power electronics. They have been considered for many benefits such as high-quality output voltage, better electromagnetic characteristics, low stress on switches, and so on [1]–[6]. They can be used in electric vehicles, photovoltaic systems, wind farms, static compensators, HVDC systems, and electric motor drives [7]–[11].

An MLI is formed by different arrangements of semiconductor switches and dc links to generate *n*-level output waveforms, which are divided into three main classifications [12]–[14]: neutral point clamped (NPC) [15], flying capacitor (FC), and cascaded H-bridge (CHB).

CHB converters are used to a greater extent than other types of converters due to their fewer switches. However, this topology needs several dc voltage sources. Several different methods have been proposed to determine the values of dc sources in CHB converters. One of them is the binary and another is the trinary method [16].

Some new cascaded multilevel inverter topologies have been proposed in [16]–[26]. Each of these topologies has some advantages and disadvantages with a different number

of component counts and blocked voltage in switches. The topologies proposed in [19], [21] use an axillary H-bridge in their structures. Therefore, the switches of H-bridge withstand a high voltage level. These topologies are suitable for low-voltage applications. However, the CHB converters and the topologies proposed in [16], [17], and [22] use several H-bridges, allowing the reduction of the blocked voltage in the switches of H-bridge. In [20], a new topology is presented that uses a single developed H-bridge and two dc voltage sources on both sides of the inverter.

One of the most important studies on the MLIs points to the fewer number of dc voltage sources. Therefore, some researchers have tried to reduce the number of dc voltage sources by using capacitors instead of dc voltage sources in the cascaded topologies [27], [28]. However, it becomes complicated to make a balance in the voltage of the capacitors.

This paper proposes a switched capacitor (SC-Type) topology for asymmetrical multilevel inverters (MLIs). In the proposed SC-MLI, the number of components and the blocked voltage in switches are reduced. By reducing the component count, the size, complexity, and the cost of the MLI are reduced. Each proposed basic unit consists of two unequal dc sources, four capacitors, six unidirectional and four bidirectional switches and produces 25 levels in output voltage. In the presented topology, a special method to charge/discharge capacitors is used to keep the voltage

The associate editor coordinating the review of this article and approving it for publication was N. Prabaharan.

**TABLE 1.** Different switching patterns of the proposed SC-MLI.

| $V_{O}$          | $S_1$        | $S_2$          | $S_3$        | $S_4$            | $S_5$        | $S_6$          | $T_1$          | T <sub>2</sub> | $T_3$          | T <sub>4</sub> | Charged<br>cap. |
|------------------|--------------|----------------|--------------|------------------|--------------|----------------|----------------|----------------|----------------|----------------|-----------------|
| $2V_2 + 2V_1$    | 1            | 1              | $\theta$     | $\boldsymbol{0}$ | 1            | $\mathbf{0}$   | $\mathbf{0}$   | $\theta$       | $\mathbf{0}$   | $\mathbf{0}$   | $C_1$ $C_4$     |
| $2V_2+V_1$       | $\theta$     | 1              | $\bf{0}$     | $\mathbf{0}$     | 1            | $\mathbf{0}$   | 1              | $\bf{0}$       | $\mathbf{0}$   | $\mathbf{0}$   | $C_3, C_4$      |
| $2V_2$           | 0            | 1              | 1            | 0                | 1            | $\mathbf{0}$   | $\mathbf{0}$   | $\mathbf{0}$   | $\mathbf{0}$   | $\mathbf{0}$   | $C_3, C_4$      |
| $2V_2 - V_1$     | 0            |                | $\theta$     | $\theta$         | $\theta$     | $\theta$       |                | $\theta$       |                | $\theta$       | $C_3, C_4$      |
| $2V_2 - 2V_1$    | $\theta$     |                | 1            | $\theta$         | $\theta$     | $\theta$       | $\theta$       | $\theta$       |                | $\theta$       | $C_1.C_4$       |
| $V_2 + 2V_1$     | 1            | 0              | $\theta$     | $\mathbf{0}$     | 1            | $\theta$       | $\theta$       | 1              | $\theta$       | $\theta$       | $C_1, C_2$      |
| $V_2+V_1$        | 0            | 0              | $\mathbf{0}$ | $\mathbf{0}$     | 1            | $\overline{0}$ | 1              |                | $\theta$       | $\mathbf{0}$   |                 |
| $V_2$            | 0            | $\overline{0}$ | 1            | $\theta$         |              | $\theta$       | $\theta$       |                | 0              | $\theta$       |                 |
| $V_2 - V_1$      | 0            | $\theta$       | $\theta$     | $\theta$         | $\theta$     | $\theta$       | 1              |                | 1              | $\theta$       |                 |
| $V_2 - 2V_1$     | 0            | $\overline{0}$ | 1            | $\bf{0}$         | $\bf{0}$     | $\mathbf{0}$   | $\bf{0}$       | 1              | 1              | 0              | $C_1, C_2$      |
| $2V_1$           |              | $\overline{0}$ | $\theta$     | 1                | 1            | $\mathbf{0}$   | $\mathbf{0}$   | $\theta$       | 0              | 0              | $C_1, C_2$      |
| $V_1$            | 0            | 0              | $\theta$     |                  |              | $\theta$       | 1              | 0              | $\theta$       | $\theta$       |                 |
| $\mathbf{0}$     | $\theta$     | $\theta$       | 1            | 1                | 1            | $\theta$       | $\theta$       | $\theta$       | $\theta$       | $\theta$       | $C_1$ - $C_4$   |
| $-V_1$           | 0            | 1              | $\theta$     | 0                | $\theta$     | 1              | 1              | $\theta$       | $\mathbf{0}$   | $\mathbf{0}$   |                 |
| $-2V_1$          | 0            | 1              | 1            | $\mathbf{0}$     | $\mathbf{0}$ | 1              | $\mathbf{0}$   | $\mathbf{0}$   | $\mathbf{0}$   | $\mathbf{0}$   | $C_1, C_2$      |
| $-(V_2 - 2V_1)$  |              | $\theta$       | $\theta$     | $\theta$         | $\theta$     | $\theta$       | $\mathbf{0}$   | 1              | 0              |                | $C_1, C_2$      |
| $-(V_2 - V_1)$   | 0            | $\mathbf{0}$   | $\theta$     | $\theta$         | $\mathbf{0}$ | $\mathbf{0}$   | 1              | 1              | 0              |                |                 |
| $-V2$            | 1            | 0              | $\mathbf{0}$ | 0                | $\mathbf{0}$ | 1              | $\overline{0}$ |                | $\mathbf{0}$   |                |                 |
| $-(V_2+V_1)$     | 0            | $\theta$       | $\theta$     | $\theta$         | $\theta$     |                |                |                | 0              |                |                 |
| $-(V_2+2V_1)$    | $\theta$     | $\theta$       | 1            | $\theta$         | $\theta$     | 1              | $\theta$       | 1              | 0              | $\theta$       | $C_1, C_2$      |
| $-(2V_2 - 2V_1)$ | 1            | $\theta$       | $\theta$     | 1                | $\theta$     | $\theta$       | $\theta$       | $\theta$       | $\mathbf{0}$   |                | $C_1.C_4$       |
| $-(2V_2 - V_1)$  | 0            | $\overline{0}$ | $\mathbf{0}$ |                  | $\mathbf{0}$ | $\theta$       |                | $\mathbf{0}$   | 0              |                | $C_3, C_4$      |
| $-2V_2$          |              | $\theta$       | $\theta$     |                  | $\theta$     |                | 0              | $\theta$       | 0              | $\theta$       | $C_3, C_4$      |
| $-(2V_2+V_1)$    | 0            | $\mathbf 0$    | $\mathbf{0}$ |                  | $\theta$     |                | 1              | $\theta$       | $\mathbf{0}$   | $\mathbf{0}$   | $C_3, C_4$      |
| $-(2V_2+2V_1)$   | $\mathbf{0}$ | $\overline{0}$ |              |                  | $\mathbf{0}$ |                | $\mathbf{0}$   | $\mathbf{0}$   | $\overline{0}$ | $\overline{0}$ | $C_I C_4$       |

balance of the capacitors. In order to verify the performance of the proposed topology, the number of switches, the number of the dc voltage sources, the amount of blocked voltage in the switches, and the power losses in the proposed MLI are compared with several other topologies.

To confirm the performance of the proposed SC-MLI, a 25-level proposed inverter is simulated and experimented whose results verify one another.

## **II. THE PROPOSED TOPOLOGY**

## A. BASIC TOPOLOGY

This paper presents a new topology of the switched capacitor asymmetric multilevel inverter consisting of six unidirectional  $(S_1-S_6)$  and four bidirectional  $(T_1-T_4)$  switches, four capacitors  $(C_1 - C_4)$ , and two unequal dc voltage sources (*V*<sup>1</sup> *and V*2). This asymmetric topology can produce 25 levels in the output voltage (12 positive levels, 12 negative levels, and a zero level). The circuit of the proposed basic unit is illustrated in *Fig. 1-a*. Different switching patterns of this topology are shown in *Fig. 1-c* and *Table 1*. In *Table 1*, 1 and 0 represent the on and off states of the switches, respectively. As shown in *Table 1*, this topology can produce 25 levels in the output voltage. In addition, the value of the dc voltage sources is assumed as follows:

$$
V_1 = \frac{1}{5} V_2 = V_d \tag{1}
$$

where  $V_d$  is a base magnitude of input voltage.

## B. VOLTAGE BALANCING OF CAPACITORS

Before discussing the expansion of the proposed topology, it is necessary to investigate the voltage balancing between the capacitors in the basic unit. It means that the voltage of capacitor  $C_1$  should be equal to the voltage of capacitor  $C_2$  $(V_{C1} = V_{C2})$ . Similarly, the voltage of capacitor  $C_3$  should

be equal to the voltage of capacitor  $C_4$  ( $V_{C3} = V_{C4}$ ). For this purpose, the energy released from the capacitor  $C_1$  ( $C_3$ ) must be equal to the energy released from the capacitor  $C_2$  ( $C_4$ ) in a cycle of output. Consider a basic unit that supplies an inductive load as shown in *Fig. 1-a*. In *Fig. 1-b*, the typical output voltage of a basic unit is shown in this condition. The voltage and current waveforms of the each positive levels are exactly the same as the related negative one [22]. For example, the voltage and current waveforms of level  $+IV_d$  (in the interval  $0 \sim t_1$ ) are the same as those of level *-1V<sub>d</sub>* (in the interval  $\pi \sim \pi + t_1$ ). As another example, the voltage and current waveforms of level  $+5V_d$ (in the interval  $t_4 \sim t_5$ ) are the same as those of level  $-5V_d$ (in the interval  $\pi + t_4 \sim \pi + t_5$ ). Therefore, the following equations can be written:

$$
\int_{0}^{t_{1}} [v_{o}(t) . i_{o}(t)] d\omega t = \int_{\pi}^{\pi + t_{1}} [v_{o}(t) . i_{o}(t)] d\omega \qquad (2)
$$

$$
\int_{t_2}^{t_3} \left[ v_o(t) \cdot i_o(t) \right] d\omega \, t = \int_{\pi + t_2}^{\pi + t_3} \left[ v_o(t) \cdot i_o(t) \right] d\omega \, t \tag{3}
$$

where *VO, i<sup>O</sup>* are output voltage and current, respectively. With this method, the energy released from the capacitor  $C_1(C_3)$  is equal to the energy released from the capacitor  $C_2(C_4)$ . Therefore, the voltage of the capacitor  $C_1(C_3)$ remains in balance with the voltage of the capacitor  $C_2(C_4)$ . It is presented in *Fig. 1-b* that which capacitor(s) must be put to the current path in each output level to achieve the mentioned purpose. Another condition for capacitor voltage balancing is that both capacitors  $C_1$  and  $C_2$  (or  $C_3$  and  $C_4$ ) be charged equally. For this purpose both capacitors should connected to the dc voltage source at the same times. In last column of Table 1, it is mentioned that which capacitor(s) can be charged in each output levels.

## C. TOPOLOGY EXTENSION

Cascaded connection of the proposed topology leads to achieving more levels at the output voltage. *Fig. 1-d* shows the extension of the proposed topology. As shown in *Fig. 1-d*, the sum of the output voltage of different units gives the total output voltage of the inverter as follows:

$$
V_o = V_{o1} + V_{o2} + \ldots + V_{on}
$$
 (4)

where  $V_{O1}$ ,  $V_{O2}$ , ...  $V_{On}$  are output voltage of unit<sub>1</sub>, unit<sub>2</sub>, ... unit<sub>n</sub>, respectively in cascaded inverter. *Table 2* shows the switching pattern of the proposed cascaded MLI. As shown in *Table 2*, for each level, just three switches from each unit are in the current path. This reduces conduction loss. In the proposed cascaded MLI, the value of the dc voltage sources for the *i-th* unit can be calculated as follows:

$$
V_{1i} = \frac{V_{2i}}{5} = 25^{i-1} . V_d
$$
 (5)



**FIGURE 1.** Proposed inverter; a) basic unit; b) Typical output of a 25-level topology; c) Different switching states of the proposed SC-MLI d) Proposed cascaded multi-level topology.

**TABLE 2.** The different switching pattern of the proposed cascaded MLI.

|  | <b>ON-State Switches</b>   |                                    |  | Output voltage of each unit [p.u] |   |                                    |  |  |  |
|--|--|------------------------------------|--|-----------------------------------|---|------------------------------------|--|--|--|
| $U_1$<br>$S_{11}, S_{21}, S_{51}$  | $\mathbf{U}_{2}$<br>$S_{12}, S_{22}, S_{52}$   | <br>$\ddotsc$                      | $\mathbf{U}_{\mathbf{n}}$<br>$S_{1n}$ , $S_{2n}$ , $S_{5n}$  | $\mathbf{V}_1$<br>12              | $V_{2}$<br>$12*25$                                | $\ddotsc$                          | $V_{n}$<br>$12*25^{n-1}$                     | $V_{\Omega}$<br>$[(25n-1)/2]$                        |  |
| $S_{21}, S_{51}, T_{11}$   | $S_{12}, S_{22}, S_{52}$   | .<br>$\ddotsc$                     | $S_{1n}$ , $S_{2n}$ , $S_{5n}$<br>$\mathbf{r}$ , $\mathbf{r}$ , $\mathbf{r}$                                   | 11<br>$\ddotsc$                   | $12*25$<br>$\cdots$                               | $\ddotsc$<br>$\cdots$              | $12*25^{n-1}$                                | $[(25^n-1)/2]-1]$                                    |  |
| $S_{11}, S_{21}, S_{51}$<br>$S_{21}, S_{51}, T_{11}$                                   | $S_{22}, S_{52}, T_{12}$<br>$S_{22}$ , $S_{52}$ , $T_{12}$                                   | $\ddotsc$<br>$\ddotsc$             | $S_{1n}$ , $S_{2n}$ , $S_{5n}$<br>$S_{1n}$ , $S_{2n}$ , $S_{5n}$   | 12<br>11                          | $11*25$<br>$11*25$                                | $\dddotsc$<br>                     | $12*25^{n-1}$<br>$12*25^{n-1}$               | $[(25n-1)/2]-25$<br>$[(25n-1)/2]-26$                 |  |
| $S_{11}, S_{21}, S_{51}$<br>$S_{21}, S_{51}, T_{11}$                                   | $S_{12}, S_{22}, S_{52}$<br>$S_{12}, S_{22}, S_{52}$   | $\cdots$<br>$\ddotsc$<br>$\ddotsc$ | $\sim$ $\sim$ $\sim$<br>$S_{2n}$ , $S_{5n}$ , $T_{1n}$<br>$S_{2n}$ , $S_{5n}$ , $T_{1n}$                       | $\ddotsc$<br>12<br>11             | $\ddotsc$<br>12*25<br>$12*25$                     | $\cdots$<br>$\ddotsc$<br>$\ddotsc$ | .<br>$11*25^{n-1}$<br>$11*25^{n-1}$          | $[(25^n-1)/2]-25^{n-1}]$<br>$[(25n-1)/2]-25n-1-1]$   |  |
| $S_{41}, S_{51}, T_{11}$<br>$S_{31}$ , $S_{41}$ , $S_{51}$<br>$S_{21}, S_{61}, T_{11}$ | $S_{32}$ , $S_{42}$ , $S_{52}$<br>$S_{32}, S_{42}, S_{52}$<br>$S_{32}$ , $S_{42}$ , $S_{52}$ | .<br>$\ddotsc$<br>$\dddotsc$<br>.  | $\ldots$<br>$S_{3n}$ , $S_{4n}$ , $S_{5n}$<br>$S_{3n}$ , $S_{4n}$ , $S_{5n}$<br>$S_{3n}$ , $S_{4n}$ , $S_{5n}$ | $\ddotsc$<br>1<br>0<br>-1         | .<br>$\mathbf{0}$<br>$\mathbf{0}$<br>$\mathbf{0}$ | <br>$\cdots$                       | $\mathbf{0}$<br>$\theta$<br>$\boldsymbol{0}$ | 0<br>-1  |  |
| $S_{41}$ , $S_{61}$ , $T_{11}$<br>$S_{31}$ , $S_{41}$ , $S_{61}$                       | $S_{32}$ , $S_{42}$ , $S_{62}$<br>$S_{32}$ , $S_{42}$ , $S_{62}$                             |                                    | $\cdots$<br>$S_{4n}$ , $S_{6n}$ , $T_{1n}$<br>$S_{4n}$ , $S_{6n}$ , $T_{1n}$                                   | $\ddotsc$<br>$-11$<br>$-12$       | $-12*25$<br>$-12*25$                              |                                    | $-11*25^{n-1}$<br>$-11*25^{n-1}$             | $-[ (25^n-)/2]+25^{n-1}+1$<br>$-[ (25n–)/2] + 25n-1$ |  |
| $\cdots$<br>$S_{41}$ , $S_{61}$ , $T_{11}$<br>$S_{31}$ , $S_{41}$ , $S_{61}$           | $\cdots$<br>$S_{42}, S_{62}, T_{12}$<br>$S_{42}$ , $S_{62}$ , $T_{12}$                       | .<br>$\ddotsc$<br>$\ddotsc$        | $\cdots$<br>$S_{3n}$ , $S_{4n}$ , $S_{6n}$<br>$S_{3n}$ , $S_{4n}$ , $S_{6n}$                                   | $\ddotsc$<br>$-11$<br>$-12$       | $\cdots$<br>$-11*25$<br>$-11*25$                  | $\cdots$<br>$\dddotsc$             | $-12*25^{n-1}$<br>$-12*25^{n-1}$             | $-[ (25n–)/2]+26$<br>$-[ (25n–)/2]+25$               |  |
| $S_{41}$ , $S_{61}$ , $T_{11}$<br>$S_{31}S_{41}S_{61}$                                 | $\cdots$<br>$S_{32}$ , $S_{42}$ , $S_{62}$<br>$S_{32}$ , $S_{42}$ , $S_{62}$                 | .<br>$\ddotsc$<br>.                | $\cdots$<br>$S_{3n}$ , $S_{4n}$ , $S_{6n}$<br>$S_{3n}$ , $S_{4n}$ , $S_{6n}$                                   | $\ddotsc$<br>$-11$<br>$-12$       | $\cdots$<br>$-12*25$<br>$-12*25$                  | <br>$\ddotsc$<br>$\ddotsc$         | $-12*25^{n-1}$<br>$-12*25^{n-1}$             | $-[ (25n–)/2]+1$<br>$-[ (25n-1)/2]$                  |  |

# **III. CALCULATION OF BLOCKED VOLTAGE IN THE SWITCHES**

The other important parameter that affects the cost of an inverter is the blocked voltage of all switches (*Vsw*) because its reduction will contribute to the reduction of costs. The following equations can be written to calculate this parameter:

$$
V_{sw} = V_{sw,u} + V_{sw,b} \tag{6}
$$

where  $V_{sw,u}$  and  $V_{sw,b}$  are the blocked voltage in unidirectional and bidirectional switches, respectively. *Vsw*,*<sup>u</sup>* is obtained as follows:

$$
V_{sw,u} = \sum_{i=1}^{n} \sum_{k=1}^{6} V_{S_{ki}} \tag{7}
$$

where *n* is the number of cascaded units. Also, *VSki* is the voltage blocked in the unidirectional switch of  $S_{ki}$  in the *i-th* unit. The blocked voltage of unidirectional switches in the *i-th* unit  $(i = 1, 2, \ldots, n)$  can be calculated as follows:

$$
V_{S_{1i}} = V_{S_{3i}} = 2V_{1i} \tag{8}
$$

$$
V_{S_{2i}} = V_{S_{4i}} = 2V_{2i} = 10 V_{1i}
$$
 (9)

$$
V_{S_{5i}} = V_{S_{6i}} = 2V_{2i} = 10 V_{1i}
$$
 (10)

where *VS*1*i*,*VS*2*i*,...,*VS*6*<sup>i</sup>* are the blocked voltage in the unidirectional switches of  $S_{1i}$ ,  $S_{2i}$ ,  $\ldots$ ,  $S_{6i}$  at the *i-th* unit, respectively. So, the total blocked voltage in the unidirectional switches in the proposed cascaded MLI is:

$$
V_{sw,u} = \sum_{i=1}^{n} 44 V_{1i}
$$
 (11)

Similarly, *Vsw*,*<sup>b</sup>* can be written as:

$$
V_{sw,b} = \sum_{i=1}^{n} \sum_{k=1}^{4} V_{T_{ki}}
$$
 (12)

where  $V_{Tki}$  is the blocked voltage in the  $k$ -th bidirectional switch in the *i-th* unit  $(T_{ki})$ . Firstly, the blocked voltage in the bidirectional switches of the *i-th* unit is obtained to simplify the calculation. Then, the results can be extended for other units.

$$
V_{T_{1i}} = V_{1i} \tag{13}
$$

$$
V_{T_{2i}} = V_{2i} = 5 V_{1i}
$$
 (14)

$$
V_{T_{3i}} = V_{T_{4i}} = 2 V_{2i} = 10 V_{1i}
$$
 (15)

where  $V_{T1i}$ ,  $V_{T2i}$ ,  $V_{T3i}$  and  $V_{T4i}$  are the blocked voltage in the bidirectional switches of  $T_{1i}$ ,  $T_{2i}$ ,  $T_{3i}$  and  $T_{6i}$  at the *i-th* unit, respectively. Therefore, the total blocked voltage in the bidirectional switches in a cascaded converter can be written as follows:

$$
V_{sw,b} = \sum_{i=1}^{n} 26 V_{1i}
$$
 (16)

Substituting (12) and (16) in (6), the value of the total blocked voltage in all switches is obtained as follows:

$$
V_{sw} = V_{sw,b} + V_{sw,u} = \sum_{i=1}^{n} 70 V_{1i}
$$
 (17)

The maximum output voltage of the proposed MLI is given by:

$$
V_{O,max} = \sum_{i=1}^{n} 2 V_{1i} + 2 V_{2i} = 12 \sum_{i=1}^{n} V_{1i}
$$
 (18)



## **TABLE 3.** Equations of proposed MLI.

By combining  $(17)$  and  $(18)$ , we have:

$$
V_{sw} = \frac{70}{12} V_{O,max} = 5.83 V_{O,max}
$$
 (19)

Also, the relationship between *VO*,*max* and the number of output levels (*Nlevel*) is as follows:

$$
V_{O,max} = \frac{N_{level} - 1}{2} \tag{20}
$$

By combining (19) and (20), the value of  $V_{sw}$  is obtained as follows:

$$
V_{sw} = \frac{35}{12}(N_{level} - 1) = 2.92(N_{level} - 1)
$$
 (21)

*Table 3* shows the number of output levels (*Nlevel*), the number of switches (*Nsw*) the number of dc voltage sources (*Nsource*), the number of capacitors (*Ncap*, the maximum output voltage  $(V_{O,max})$ , and the blocked voltage in switches  $(V_{sw})$  based on the number of cascaded units (*n*) and the number of levels (*Nlevel*).

# **IV. COMPARISON OF THE PROPOSED INVERTER WITH OTHER TOPOLOGIES**

To verify the proposed cascaded MLI, a comparison is made with some conventional topologies in terms of the number of components and blocked voltage in switches in this section. The proposed converter is compared with binary and trinary CHB [16] topologies and the topologies presented in [17]–[24].

*Fig. 2-a* depicts a comparison of the number of power switches against the number of levels for the proposed topology and other topologies. Like the topology proposed in [20], our inverter clearly requires the lowest number of switches than the topologies proposed in  $[16]$ – $[19]$ ,  $[21]$ – $[26]$ .

*Fig. 2-b* compares the blocked voltage on switches for different topologies. This comparison shows that the blocked voltage in the switches of the proposed topology is lower than that of the proposed topologies in [17], [21], [22] and [26]. However, the inverter proposed in [19], [20], [23]–[25] and binary CHB have lower values. But, it is clear that these topologies require more switches than the presented topology.

*Fig. 2-c* compares the number of dc voltage sources in terms of the number of levels. According to the figure,



**FIGURE 2.** Comparison of different topologies; a) Comparison of N<sub>SW</sub>; b) Comparison of  $V_{SW}$ ; c) Comparison of  $N_{Source}$ ; d) Comparison of G coefficient.

| parameter                             | <b>Binary CHB</b> | [17]   | [18]   | <b>[19]</b> | [20]           | [21]   | $[22]$ | 123&241 | [25]  | [26]  | <b>Proposed SCMLI</b> |
|---------------------------------------|-------------------|--------|--------|-------------|----------------|--------|--------|---------|-------|-------|-----------------------|
| $N_{level}$                           | 31                | 49     | 31     | 25          | 49             | 31     | 25     | 17      | 17    | 25    | 25                    |
|                                       | 1.94              | 3.06   | 1.48   | 1.25        | 3.5            | 2.11   | 1.56   | 1.7     | 1.7   | 0.61  | 1.79                  |
| $N_{\text{ level}}/N_{\text{Source}}$ | 7.75              | 12.25  | 5.16   | 4.17        | 12.25          | 7.75   | 12.5   | 4.25    | 8.5   | 25    | 12.5                  |
| $V_{\text{block}}/V$<br>$O$ .max      | $\overline{4}$    | 6      | 4.4    | 4.66        | $\overline{4}$ | -6     | 6      | 2.75    | 5     | 6.67  | 5.83                  |
| $\frac{G}{N}$ <sub>level</sub>        | 123.87            | 188.08 | 268.25 | 268.8       | 94.04          | 139.35 | 92.16  | 51.76   | 47.06 | 131.2 | 78.4                  |
| TDR/<br>$P_{\scriptscriptstyle O}$    | $\overline{4}$    | -6     | 4.4    | 4.66        | $\overline{4}$ | -6     | 6      | 2.75    | 5     | 6.67  | 5.83                  |

**TABLE 4.** Comparison between the proposed topology and suggested structures in [16]–[26].

the proposed topology has the fewest number of dc sources like the topology in [22] except than topology of [26].

Another parameter in comparison is related to estimation of overall cost. The cost of the multilevel inverter has a direct relationship with the number of its components such as IGBTs and dc voltage sources and the voltage rating of IGBTs [29]. This is true for multilevel volume and size. Considering this fact, in order to compare the proposed topologies with other multilevel topologies from the viewpoint of cost and size, the *G* coefficient is defined as follows:

$$
G = (N_{sw}) \times (N_{source}) \times (V_{sw}^{pu})
$$
 (22)

According to equations at Table.3 and (21), the *G* coefficient can be written as follows:

$$
G = 14 \log_{25}(N_{level}) \times (2 \log_{25}(N_{level})) \times 2.92 \quad (N_{level} - 1)
$$
  
= 81.76  $\left[ \log_{25}(N_{level}) \right]^2 \times (N_{level} - 1)$  (23)

Fig. *2-d* shows the variation of *G* coefficient versus the number of voltage levels at the output. The smaller *G* means lower cost, weight, and size of the multilevel inverter. Fig. *2-d* shows that the proposed topology and topology presented in [20] have lower cost and size than the topologies presented in [16]–[26].

The last parameter in comparison is total device rating (TDR) of inverter. Each switching device in the proposed inverter is subject to a current stress equal to the load current (*Iac*) and the voltage stress of each switch is equal to blocked voltage on it. Therefore TDR of the proposed topology calculated as follows:

$$
TDR = \sum_{i=1}^{N_{SW}} TDR_{s_i}
$$
  
= 
$$
\sum_{i=1}^{N_{SW}} (voltage stress of s_i) \times (current stress of s_i)
$$
  
= 
$$
I_{ac} \times \sum_{i=1}^{N_{SW}} V_{sw, s_i} = 5.83 \times I_{ac} \times V_{o, max} = 5.83 P_o
$$
 (24)

where  $TDR_{Si}$  is devise rating of switch  $S_i$  and  $P_O$  is total output power. Table.4 provides a comprehensive comparison between the proposed topology and those presented in [16]–[26] from different view point. Obviously, with respect to the amounts of proportion of number of output voltage levels to number of needed components, the proposed topology requires minimum number of components as compared to their pertinent counterparts. For example, the suggested structures in [19], [22] and [26] require 20, 16 and 41 power switches to generate 25 levels of output voltage, respectively, while the proposed topology requires only 14 power switches for its 25- level structure. Meanwhile, for this considerable number of output voltage levels, the per unit value of total blocked voltage in the proposed 25-level structure is less than of that the structure of [17], [21], [22], [26]. According to above comparison, the proposed topology requires lower switches, lower dc voltage sources and has lower cost and size than others. However the blocked voltage is a large amount, yet.

## **V. CALCULATION OF LOSSES**

There are two important types of losses in switches: 1) conduction losses; and 2) switching losses. *Fig. 3-a* shows typical power losses on switch voltage and current curve.

#### A. CONDUCTION LOSSES

Conduction loss (*Pcond* ) is defined in ON-state of switches. A switch consists of a transistor and an anti-parallel diode. Therefore, the conduction losses of a transistor  $(P_{cond,T})$  and a diode (*Pcond*,*D*) are defined as follows:

$$
p_{cond,T} = \left[V_T + R_T . i^{\beta} \left(t\right)\right] i \left(t\right) \tag{25}
$$

$$
p_{cond,D} = [V_D + R_D.i(t)]i(t)
$$
 (26)

where  $V_T$  and  $V_D$  are the on-state drop voltage of the transistor and anti-parallel diode, respectively. Also,  $R_T$  and  $R_D$ are the on-state equivalent resistance of the transistor and anti-parallel diode, respectively.  $\beta$  is a constant related to the specifications of the transistor. Each transistor and its antiparallel diode is conducting for  $(\pi \text{-} \varphi)$  radian and  $(\varphi)$  radian in the half cycle of output, respectively in which  $\varphi$  represents

the power factor angle. Therefore, the total conduction losses of the switches can be written as follows:

$$
P_{cond} = \frac{1}{\pi} \int_{0}^{\varphi} p_{cond,D} d\omega t + \frac{1}{\pi} \int_{\varphi}^{\pi} p_{cond,T} d\omega t \tag{27}
$$

*Fig. 3-b* show the normalized conduction loss of different topologies. According to this figure, the proposed inverter has the lowest conduction loss among all comparison topologies

## B. SWITCHING LOSSES

It is assumed that the variations of the current and the voltage of a switch during turn-on and turn-off periods are linear. The dissipated energy in the turn-on period  $(E_{on,k})$  and the energy loss in the turn-off period  $(E_{off,k})$  of the *k-th* switch can be calculated as follow:

$$
E_{on,k} = \int_{0}^{t_{on}} v(t) \cdot i(t) dt
$$
  
= 
$$
\int_{0}^{t_{on}} \left[ \left( \frac{V_{SW,k}}{t_{on}} t \right) \cdot \left( -\frac{I}{t_{on}} (t - t_{on}) \right) \right] dt
$$
  
= 
$$
\frac{V_{SW,k} I.t_{on}}{6}
$$
 (28)

$$
E_{off,k} = \int_{0}^{t_{off}} v(t) \cdot i(t) dt
$$
  
= 
$$
\int_{0}^{t_{off}} \left[ \left( \frac{V_{SW,k}}{t_{off}} t \right) \cdot \left( -\frac{I}{t_{off}} \left( t - t_{off} \right) \right) \right] dt
$$
  
= 
$$
\frac{V_{SW,k} \cdot k \cdot I \cdot t_{off}}{6}
$$
 (29)

where  $E_{on,k}$  and  $E_{off,k}$  are the turn-on and turn-off losses of the switch  $k$ ,  $t_{on}$  and  $t_{off}$  are the turn-on and turn-off times of the switch, *I* is the current through the switch before (after) turning off (on), and *Vsw* is the OFF-state voltage on the switch *k*. Thus, the energy loss  $(E_{sw,m})$  in the *m-th* unit and the total switching loss  $(P_{sw})$  in the cascaded configuration is obtained as follows:

$$
E_{sw,m} = \sum_{k=1}^{N_{sw}} \left( \sum_{i=1}^{N_{on,k}} E_{on,k,i} + \sum_{i=1}^{N_{off,k}} E_{off,k,i} \right)
$$
(30)

$$
P_{sw} = \sum_{m=1}^{n} f_m.E_{sw,m}
$$
 (31)

where  $N_{sw}$  is the number of switches in a basic unit,  $N_{on,k}$  and  $N_{\text{off }k}$  are the number of turn-on and turn-off of the switch *k* during a period of output. Also, *Eon*,*ki* and *Eoff* ,*ki* are the energy loss of the switch *k* during the *i-th* turn-on and turnoff, respectively. *f<sup>m</sup>* is the switching frequency of the *m-th* unit and *n* is the number of the cascaded units.

The total losses of the MLI will be:

$$
P_{loss} = P_{sw} + P_{cond} \tag{32}
$$

*Fig. 3-c* presents the normalized switching loss of different topologies. According to this figure, the switching loss of the proposed inverter is less than that of the Binary CHB and topologies presented in [19], [22]–[24] and more than that of topologies suggested in [17] and [20], [21].



**FIGURE 3.** Power losses: a) typical power losses of switches; b) Comparison of normalized conduction loss; c) Comparison of normalized switching loss of different MLIs.

# C. VARIATION OF SWITCHING LOSS OF THE PROPOSED INVERTER AGAINST THE OPERATING POINT

The output load current can be supposed as (33), where *R* and *L* are the resistance and inductance of the load, respectively. Also  $\omega$  is the output frequency [30].

$$
I_L = \frac{\sqrt{2}E}{\sqrt{R^2 + L^2 \omega^2}} \sin(\omega t - a \tan(\frac{L\omega}{R}))
$$
 (33)

*Table 5* presents the inverter level changes in a half cycle of output voltage (from negative peak to positive peak of output). This table was derived from *Table 1* and *Fig.1* in section *II.* According to this table, the output voltage of the proposed structure changes *24* times in a half cycle of output. Column *3* of *Table 5* indicate switches which are turning ON/OFF in the end of related state. Column *4* of *Table 5* present the total blocked voltage of switches  $(V_{Bk})$  The

| <b>State</b><br>$\left( k\right)$ | Level change        | <i>State</i><br>changing<br>Switches          | $V_{Bk}$ | Time of State<br>change $(t_k)$ |
|-----------------------------------|---------------------|---|----------|---------------------------------|
| $\mathcal{I}$                     | From $-12$ to $-11$ | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt = -11/12$               |
| $\overline{2}$                    | From $-11$ to $-10$ | $S_I, T_I$                                    | $2V_d$   | $Sin wt = -10/12$               |
| $\mathfrak{Z}$                    | From $-10$ to $-9$  | $S_1, S_6, T_1, T_4$                          | $6V_d$   | $Sin wt=-9/12$                  |
| $\overline{4}$                    | From $-9$ to $-8$   | $S_l$ , $T_l$                                 | $2V_d$   | $Sin wt = -8/12$                |
| 5                                 | From $-8$ to $-7$   | $S_1, S_3, S_4, S_6$<br>$T_2, T_4$            | $18V_d$  | $Sin wt = -7/12$                |
| 6                                 | From $-7$ to $-6$   | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt = -6/12$                |
| $\overline{7}$                    | From $-6$ to $-5$   | $S_I, T_I$                                    | $2V_d$   | $Sin wt = -5/12$                |
| 8                                 | From $-5$ to $-4$   | $S_1, S_6, T_1, T_4$                          | $6V_d$   | $Sin wt = -4/12$                |
| 9                                 | From $-4$ to $-3$   | $S_l$ , $T_l$                                 | $2V_d$   | $Sin wt=-3/12$                  |
| 10                                | From $-3$ to $-2$   | $S_1$ , $S_2$ , $S_3$ , $S_6$ ,<br>$T_2, T_4$ | $18V_d$  | $Sin wt = -2/12$                |
| 11                                | From $-2$ to $-1$   | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt = -1/12$                |
| 12                                | From $-1$ to $0$    | $S_2, S_3, S_4, S_5$<br>$S_6$ , $T_1$         | $46V_d$  | $Sin wt=0$                      |
| 13                                | From $0$ to $1$     | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt=1/12$                   |
| 14                                | From 1 to 2         | $\overline{S_I}$ , $T_I$                      | $2V_d$   | $Sin wt=2/12$                   |
| 15                                | From $2$ to $3$     | $S_1$ , $S_3$ , $S_4$ , $S_5$ ,<br>$T_2, T_3$ | $18V_d$  | $Sin wt=3/12$                   |
| 16                                | From 3 to 4         | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt=4/12$                   |
| 17                                | From 4 to 5         | $S_3, S_5, T_1, T_3$                          | $6V_d$   | $Sin wt=5/12$                   |
| 18                                | From 5 to 6         | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt=6/12$                   |
| 19                                | From 6 to 7         | $\overline{S_I, T_I}$                         | $2V_d$   | $Sin wt=7/12$                   |
| 20                                | From $7$ to $8$     | $S_1$ , $S_2$ , $S_3$ , $S_5$ ,<br>$T_2, T_3$ | $18V_d$  | $Sin wt=8/12$                   |
| 21                                | From 8 to 9         | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt=9/12$                   |
| 22                                | From $9$ to $10$    | $S_3, S_5, T_1, T_3$                          | $6V_d$   | $Sin wt = 10/12$                |
| 23                                | From 10 to 11       | $S_3$ , $T_1$                                 | $2V_d$   | $Sin wt=11/12$                  |
| 24                                | From 11 to 12       | $\overline{S_i}$ , $T_1$                      | $2V_d$   | $Sin wt=1$                      |

**TABLE 5.** Inverter level changes in half cycle of output voltage (from negative peak to positive peak of output).

blocked voltage of the level is defined as sum of the blocked voltage of switches which are turned ON/OFF in related level state. In the column *5* of this table, the starting time of related level change (*t<sup>k</sup>* ) are calculated. For example, at *State1* output voltage start to change from level  $-12V_d$  to level  $-11V_d$  at time of  $\omega t_1 = a \sin(-11/12)$ . According to *Table1*, in the end of this state, switch  $S_3$  turns OFF and switch  $T_1$  turns ON. According to *Fig.1-c* the voltage blocked in switch *S*<sup>3</sup> after it turns OFF is equal to  $IV_d$ . Also, the voltage blocked in switch  $T_1$  before it turns ON is equal to  $IV_d$ . Therefore total blocked voltage related this state is equal to  $V_{B1} = 2V_d$ .

The switching loss of the inverter in a cycle can be determined as (34) in a cycle of the proposed inverter, where *ton* is the turning ON/OFF time of the switches (supposed equal for all of them), respectively. Also,  $V_{Bk}$  and  $I_k$  are total blocked voltage and output current of the related state, respectively.

$$
E_{SW} = \frac{2 t_{on}}{6} \sum_{k=1}^{24} V_{Bk} \cdot |I_k|
$$
 (34)

By applying the simulation and experimental results of section *VI* in equation (34), the switching loss of proposed inverter for a cycle of output can be calculated. Suppose the

#### **TABLE 6.** Switching loss of the proposed inverter.







**FIGURE 4.** Experimental results; a) The experimental set up circuit scheme; b) output voltage, c) output current.

load is  $R = 50\Omega$  and  $L = 100mH$  in series,  $t_{on} = 20\mu s$ ,  $V_d = 20V$ . *Table 6* indicate the switching loss of the proposed inverter for simulation and experimental in a cycle of output. As it is clear, some differentiates exist between simulation and experimental results due to voltage drop of capacitors and other inverter components.

## **VI. EXPERIMENTAL AND SIMULATION RESULTS**

To examine the performance of the proposed inverter and cascaded topology, the experimental and simulation results of a *25*-level basic unit, the experimental results of a *49*-level inverter and the simulation results of a *625*-level cascaded converter (two cascaded units) are presented. Also, the load is considered *R-L* with values of  $R<sub>O</sub> = 50\Omega$  and  $L<sub>O</sub> = 100$  *mH* for the simulation and experimental works.



**FIGURE 5.** The voltage of capacitors in the 25-level inverter: a) V<sub>C1</sub>, & V<sub>C2</sub>, b) V<sub>C3</sub> & V<sub>C4.</sub>

# A. EXPERIMENTAL AND SIMULATION RESULTS OF 25- LEVEL INVERTER

For experimental tests, the switch gating control is carried out by EZDSP2812 which produces the switching pulses. The switches are IGBTs from the BUP306D and BUP306. The nearest level method is used to control the inverter and its gating. The experimented inverter setup is shown in *Fig. 4-a*. The dc voltage values are considered  $V_1$  = 20*V* and  $V_2 = 100V$ . Based on *Table 3*, the maximum output voltage of an inverter is  $V_O = 240V$ , which has 25 levels.

*Fig. 4 (b, c)* shows the experimental output voltage and current of a *25*-level inverter, respectively. According to *Fig. 4 (b, c)*, the output current has some phase differences from the output voltage, and the current waveform is similar to the sinusoidal waveform, which is due to the inductive characteristic of the load. The maximum output voltage is *240* v which has *25* levels. The voltage of the capacitors is shown in *Fig. 5*. As it is clear from the figure, the voltage of the capacitor  $C_2(C_4)$  and the voltage of the capacitor  $C_1(C_3)$ are equal  $(V_{C1} = V_{C2} = 20 v \& V_{C3} = V_{C4} = 100 v)$  because the dissipated energy from the capacitors  $C_1(C_3)$  and  $C_2(C_4)$ are equal referred to the topology design.

*Fig. 6* show the simulation results of 25- level inverter. *Fig. 6*-*a and b* show the voltage and current waveforms with their harmonic spectra. The *FFT* analysis shows that *THD* of the output voltage and current are equal to *3.25%* and *0.20%,* respectively.*Fig.6*-*c* indicate the voltage waveforms of the bidirectional switches in the 25-level inverter. It shows



**FIGURE 6.** Simulation results a) Output voltage waveform with harmonic spectrum of 25-level inverter; b) Output current waveform with harmonic spectrum of 25-level inverter; c) Voltage waveforms of bidirectional switches in the 25-level inverter: 1)  $TI$ , 2)  $73$ , 3)  $T2$  and 4)  $T4$ .



**FIGURE 7.** Experimental results; a) 49-level proposed inverter circuit scheme; b) output voltage, c) output current.

that the maximum blocked voltage on switches  $T_1$ ,  $T_2$ ,  $T_3$ , and *T*<sup>4</sup> are *20 V, 100V, 200V*, and *200V*, respectively.

## B. EXPERIMENTAL RESULTS OF 49-LEVEL INVERTER

In this case study, the converter is supposed to be a *49*-level converter and to produce *480* V peak, *50* Hz output voltage. *Fig.7-a* shows the 49-level converter scheme. The converter includes four dc voltage sources that the value of each one is as follows:

$$
V_{11} = 20V, V_{21} = 100V, V_{12} = 20V, V_{22} = 100V
$$

The load data is as the same as the previous case. Experimental results of the proposed topology (*Fig. 7-a*) are shown in *Fig.7 (b, c)*. *Fig.7-b* shows the output voltage and *Fig.7-c* shows the output current. As the output voltage waveform indicates, the output voltage includes the desired levels and it is a *49*-level voltage as expected.

# C. SIMULATION RESULTS OF 625-LEVEL INVERTER

To simulate the proposed inverter,*MATLAB* Simulink software has been used. The inverter scheme in this case is same



**FIGURE 8.** Simulation results; Output voltages of the unit1 (V<sub>o1</sub>), the unit2 ( $V_{o2}$ ) and total output voltage of cascaded inverter (V $_o$ ) in 625-level cascaded inverter.

as *Fig.7-a*, but the voltages are chosen as follows:

$$
V_{11} = 10V, V_{21} = 50V, V_{21} = 250V, V_{22} = 1250V
$$

*Fig.* 8 presents the output voltage of the first unit  $(V<sub>O1</sub>)$ , the second unit  $(V_{O2})$  and the total output voltage of the cascaded inverter  $(V<sub>O</sub>)$ . As shown in *Fig. 8*, the output voltage of the  $625$ -level topology  $(V<sub>O</sub>)$  is the sum of the output voltage of unit1  $(V<sub>O1</sub>)$  and unit2  $(V<sub>O2</sub>)$ . Also, the maximum output voltage is  $V_{O,max} = 3120 V$ , which has 625 levels as already mentioned in *Table.3.*

# **VII. CONCLUSION**

In this paper, a novel topology of asymmetrical configuration of MLI is proposed for a wide range of application (i.e. medium–to-high voltage) such as reactive power compensators, adjustable-speed drives, uninterruptible power supplies, PV systems and solar energy systems.

The presented topology exploits a special method for the charging/discharging of the capacitors, contributing to the voltage balance of the capacitors. The presented cascaded topology was compared with some other topologies to verify its performance. According to this comparison, the proposed cascaded MLI requires the fewest number of components, the lowest power losses, and a fewer value of blocked voltage in switches compared to some topologies. Experimental and simulation results were presented to validate the performance of the proposed multilevel inverter. In the 25-level, the *THD* of the voltage and current is *3.25%* and *0.20%*, respectively, that satisfies harmonics standard (*IEEE519*).

#### **REFERENCES**

- [1] S. Laali, K. Abbaszade, and H. Lesani, ''New hybrid control methods based on multi-carrier PWM techniques and charge balance control methods for cascaded multilevel converters,'' in *Proc. 24th Can. Conf. Elect. Comput. Eng. (CCECE)*, May 2011, pp. 000243–000246.
- [2] Y. Liu, B. Ge, H. Abu-Rub, and F. Z. Peng, ''An effective control method for quasi-Z-source cascade multilevel inverter-based grid-tie single-phase photovoltaic power system,'' *IEEE Trans. Ind. Informat.*, vol. 10, no. 1, pp. 399–407, Feb. 2014.
- [3] K. Ding, K. W. E. Cheng, and Y. P. Zou, "Analysis of an asymmetric modulation method for cascaded multilevel inverters,'' *IET Power Electron.*, vol. 5, no. 1, pp. 74–85, Jan. 2012.
- [4] J. Mei, B. Xiao, K. Shen, L. M. Tolbert, and J. Y. Zheng, ''Modular multilevel inverter with new modulation method and its application to photovoltaic grid-connected generator,'' *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5063–5073, Nov. 2013.
- [5] K. Sivakumar, A. Das, R. Ramchand, C. Patel, and K. Gopakumar, ''A five-level inverter scheme for a four-pole induction motor drive by feeding the identical voltage-profile windings from both sides,'' *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2776–2784, Aug. 2010.
- [6] N. Farokhnia, S. H. Fathi, N. Yousefpoor, and M. K. Bakhshizadeh, ''Minimisation of total harmonic distortion in a cascaded multilevel inverter by regulating voltages of dc sources,'' *IET Power Electron.*, vol. 5, no. 1, pp. 106–114, Jan. 2012.
- [7] H. Samsami, A. Taheri, and R. Samanbakhsh, ''New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures,'' *IET Power Electron.*, vol. 10, no. 11, pp. 1315–1323, Sep. 2017.
- [8] R. Feldman, M. Tomasini, E. Amankwah, J. C. Clare, P. W. Wheeler, D. R. Trainer, and R. S. Whitehouse, ''A hybrid modular multilevel voltage source converter for HVDC power transmission,'' *IEEE Trans. Ind. Appl.*, vol. 49, no. 4, pp. 1577–1588, Jul./Aug. 2013.
- [9] R. Samanbakhsh and A. Taheri, ''Reduction of power electronic components in multilevel converters using new switched capacitor-diode structure,'' *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7204–7214, Nov. 2016.
- [10] L. Liu, H. Li, S.-H. Hwang, and J.-M. Kim, "An energy-efficient motor drive with autonomous power regenerative control system based on cascaded multilevel inverters and segmented energy storage,'' *IEEE Trans. Ind. Appl.*, vol. 49, no. 1, pp. 178–188, Jan./Feb. 2013.
- [11] M. Ye, L. Chen, L. Kang, S. Li, J. Zhang, and H. Wu, "Hybrid multicarrier PWM technique based on carrier reconstruction for cascaded Hbridge inverter,'' *IEEE Access*, vol. 7, pp. 53152–53162, 2019.
- [12] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Pérez, and J. I. Leon, ''Recent advances and industrial applications of multilevel converters,'' *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [13] F. Z. Peng, J.-S. Lai, J. W. McKeever, and J. van Coevering, "A multilevel voltage-source inverter with separate DC sources for static VAr generation,'' *IEEE Trans. Ind. Appl.*, vol. 32, no. 5, pp. 1130–1138, Sep./Oct. 1996.
- [14] C. Feng, J. Liang, and V. G. Agelidis, ''Modified phase-shifted PWM control for flying capacitor multilevel converters,'' *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 178–185, Jan. 2007.
- [15] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter,'' *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
- [16] S. Laali, K. Abbaszadeh, and H. Lesani, "A new algorithm to determine the magnitudes of dc voltage sources in asymmetric cascaded multilevel converters capable of using charge balance control methods,'' in *Proc. Int. Conf. Elect. Mach. Syst.*, Oct. 2010, pp. 56–61.
- [17] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications,'' *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3109–3118, Nov. 2011.
- [18] S. P. Gautam, L. Kumar, and S. Gupta, "Hybrid topology of symmetrical multilevel inverter using less number of devices,'' *IET Power Electron.*, vol. 8, no. 11, pp. 2125–2135, Nov. 2015.
- [19] E. Babaei, "A cascade multilevel converter topology with reduced number of switches,'' *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2657–2664, Nov. 2008.
- [20] E. Babaei, S. Laali, and S. Alilu, "Cascaded multilevel inverter with series connection of novel H-bridge basic units,'' *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6664–6671, Dec. 2014.
- [21] E. Babaei, M. F. Kangarlu, and F. NajatyMazgar, ''Symmetric and asymmetric multilevel inverter topologies with reduced switching devices,'' *Electr. Power Syst. Res.*, vol. 86, pp. 122–130, May 2012.
- [22] E. Babaei, M. F. Kangarlu, and M. Sabahi, ''Extended multilevel converters: An attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters,'' *IET Power Electron.*, vol. 7, no. 1, pp. 157–166, Jan. 2014.
- [23] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2072–2080, Mar. 2017.
- [24] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, ''Optimization assessment of a new extended multilevel converter topology,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 6, pp. 4530–4538, Jun. 2017.
- [25] S. P. Gautam, L. Kumar, and S. Gupta, "Single-phase multilevel inverter topologies with self-voltage balancing capabilities,'' *IET Power Electron.*, vol. 11, no. 5, pp. 844–855, 2018.
- [26] M. Khenar, A. Taghvaie, J. Adabi, and M. Rezanejad, ''Multi-level inverter with combined T-type and cross-connected modules,'' *IET Power Electron.*, vol. 11, no. 8, pp. 1407–1415, Jul. 2018.
- [27] H. Liu, L. M. Tolbert, B. Ozpineci, and Z. Du, "Hybrid multilevel inverter with single DC source,'' in *Proc. 51st Midwest Symp. Circuits Syst.*, Aug. 2008, pp. 538–541.
- [28] S. Vazquez, J. I. Leon, L. G. Franquelo, J. J. Padilla, and J. M. Carrasco, ''DC-voltage-ratio control strategy for multilevel cascaded converters fed with a single DC source,'' *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2513–2521, Jul. 2009.
- [29] E. Babaei and S. S. Gowgani, ''Hybrid multilevel inverter using switched capacitor units,'' *IEEE Trans. Ind. Electron.*, vol. 61, no. 9, pp. 4614–4621, Sep. 2014.
- [30] A. Taheri and H. Samsami, ''New topology of a switched-capacitor-based multilevel inverter with a single DC power supply,'' *IET Power Electron.*, vol. 12, no. 6, pp. 1571–1584, May 2019.



ASGHAR TAHERI was born in Zanjan, Iran, in 1977. He received the B.S., M.S., and Ph.D. degrees from the Amirkabir University of Technology and the Iran University of Science and Technology, Tehran, Iran, in 1999, 2001, and 2011, respectively, all in electronics engineering. He has been a Member of Faculty with the University of Zanjan, Iran, since 2010, where he was an Assistant Professor, from 2011 to 2016, and has been an Associate Professor, since 2016. He was a Visiting

Professor with the University of Alberta, Canada, from January 2019 to April 2019, and then he joined Xi'an Technological University. His current research interests include modeling, analysis, and control of power converters, motor drives and control, and multi-phase machine drives, multi-level inverter, power electronic systems for renewable energy sources, process control, DSP and FPGA-based system designs, hardware in the loop, and computer-aided control.



AHAD RASULKHANI was born in Zanjan, Iran, in 1992. He received the B.Sc. degree in power electrical engineering from the Khajeh Nasir Toosi University of Technology (KNTU), Tehran, Iran, in 2014, and the M.Sc. degree in power electrical engineering from Zanjan University, Zanjan, in 2017. He is currently working toward the power electronic converters, multilevel converters, Z-source and matrix converters, application of power electronics in renewable energy systems, harmonics, and power quality.



HAI-PENG REN (M'04) was born in Heilongjiang, China, in 1975. He received the Ph.D. degree in power electronics and power drives from the Xi'an University of Technology, in 2003. He was a Visiting Researcher in the field of nonlinear phenomenon of power converters with Kyushu University, Japan, in 2004. He has worked as a post Ph.D. Research Fellow in the field of time-delay system with Xi'an Jiaotong University, from 2005 to 2008. He was an Honorary

Visiting Professor in the field of communication with chaos and complex networks with the University of Aberdeen, Scotland, from 2010 to 2011. Since 2008, he has been a Professor with the Department of Information and Control Engineering, Xi'an University of Technology, Xi'an, China. His fields include nonlinear system control, complex networks, and communication with nonlinear dynamics.