

Received July 22, 2019, accepted August 2, 2019, date of publication August 13, 2019, date of current version December 12, 2019. *Digital Object Identifier 10.1109/ACCESS.2019.2935013*

# A High Accuracy Weak Voltage LED Analog Dimming Method

## JIANG-PING H[E](https://orcid.org/0000-0002-7212-4606) $^{\textcircled{{\text{D}}}}$ , BO ZHAN[G](https://orcid.org/0000-0002-8119-5000) $^{\textcircled{{\text{D}}}}$ , (Senior Member, IEEE), XIN GAO $^3$ , CHANG-DONG WU $^1$ , ZHAO-JI LI $^{\rm 2}$ , AND JIANG-YUN ZHOU $^{\rm 4}$

<sup>1</sup> School of Electrical Engineering and Electronic Information, Xihua University, Chengdu 610039, China

<sup>2</sup>State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China <sup>3</sup>Electrical Engineering Department, Chengdu Technological University, Chengdu 611730, China <sup>4</sup>ConvenientPower Semiconductor Corporation, Chengdu 610213, China

Corresponding author: Jiang-Ping He (hjp\_dx@126.com)

This work was supported by the National Key Research and Development Program of China under Grant 2017YFB04022800.

**ABSTRACT** A weak voltage analog dimming method for high precision light emitting diode (LED) current control with N-Bits analog static offset calibration (N-Bits ASOC), dynamic offset cancellation (DOC) and K-times dimming duty to voltage (KD2V) conversion is presented. The N-Bits ASOC circuit decreases the analog dimming error to  $V_{\text{OSMAX}}/2^N - 1$  by pre-calibrating the error amplifier offset. Moreover, through a smart combination of KD2V circuits and DOC amplifier, the KD2V and DOC operational amplifier magnify the dimming reference and LED current sense voltage K-times, respectively, which reduces the residual dimming error K-times without any modification to the LED current sampling resistor. Based on the  $0.18\mu$ m 5V/40V Bipolar-CMOS-DMOS (BCD) process, experimental results for a cell phone backlighting driver show that the analog dimming  $I_{LED}$  error reduces to  $30\mu A$  at maximum 200mV LED current feedback voltage. This deviation mostly keeps constant through a dimming duty range of  $0.5\%$  to 100% and V<sub>IN</sub> range of 2.7V to 5.5V. Furthermore, a 200-sample measurement data suggests that this method is effective even when dimming duty is smaller than 0.5% for mass production.

**INDEX TERMS** LED analog dimming, pulse width modulation (PWM) dimming, dynamic offset cancellation (DOC), analog static offset calibration (ASOC).

#### **I. INTRODUCTION**

The most widely used LED is the third generation solid state lighting source. Compared to cold cathode fluorescent lamps (CCFL) and others lighting sources (such as incandescent light bulbs, high intensity discharge lamps), LEDs are more efficient, smaller, safer, have longer lifespan, and provide flexible dimming method. Moreover, due to the nearly linear relation between forward current and LED luminance [1], current regulation becomes the most popular method to control LEDs' luminance [2], [3], whose performance is much better than that of the voltage regulation method.

Usually, the current regulation methods are divided into two categories. One is called Pulse Width Modulation (PWM) dimming control [4], [5]. It regulates the LEDs current stepping between zero and its maximum value with the LED switching off and on. Thus, the average current through

the LED is linearly related to the duty cycle of the input dimming signal. The advantage of PWM is that it reaches high precision and achieves up to 50000:1 contrast [6], nevertheless, this approach suffers from electromagnetic interference (EMI) issues because of its high speed current transition [7], [8]. The other category is analog regulation, which is also called Amplitude Modulation (AM). In this method, the LED is always on. Its forward current is regulated linearly by the dimming signal duty cycle. This method can eliminate audio noise completely, reduce EMI, and achieve real brightness adjustment without flicker [8], [9].

Therefore, the analog regulation technology is used more and more widely in the field of low EMI and flicker free lighting. For example, to reduce the influence of LED backlighting on the performance of high-frequency electrical devices, the analog dimming method is used in mobile phone backlighting module [9], [10]. Fig. 1 is a typical topology for LEDs driver in mobile phone backlighting module [9], [11], [12].

The associate editor coordinating the review of this article and approving it for publication was Yuh-Shyan Hwang.



**FIGURE 1.** A typical block diagram for white LEDs driver in mobile phone backlighting module.



**FIGURE 2.** LED driver for medium-size LCD panel backlighting module.

This white LEDs driver consists of two parts: one is the voltage conversion circuit block, which boosts  $V_{IN}$  to  $V_{OUT}$ to provide the power for LEDs. The LED current regulator block is illustrated in the red dotted line rectangle. This block provides current regulation for LEDs.

Besides the application shown above, analog dimming methods are also commonly used for medium-size LCD panel backlighting modules. Fig. 2 is an extensively adopted topology for laptop, LCD monitor and medium-size LCD TV panel backlighting module [13]. In this application, multi-string LEDs are arranged to provide stronger luminance. In order to meet the light uniformity and accuracy, the driver needs high accuracy and precise matching of the current regulation for each string.

In Fig. 1 and Fig. 2, LED current regulators are marked in the corresponding red dotted line rectangle. In these blocks, the LEDs' current is controlled by the dimming voltage  $V_{R1}$  through the feedback loop, which consists of the current sense resistors ( $R_{FB}/R_{FB1} \sim R_{FBn}$ ) and error amplifiers  $(EA/A_0 \sim A_n/NM_1 \sim NM_n)$  and power conversion stage.

Based on the LED current regulation loop, the LED current can be formulated as follows:

<span id="page-1-0"></span>
$$
I_{LED} = \frac{V_{FB}}{R_{FB}} = \frac{V_{R1} - V_{OS}}{R_{FB}}
$$
(1)

where  $I_{LED}$  is the LEDs forward current,  $V_{FB}$  is the LEDs current feedback sense voltage, and  $R_{FB}$  is the LEDs' current sense resistor,  $V_{R1}$  is the output of D2V. It is a weak voltage

signal without current output capability. The value is proportional to the dimming signal duty cycle  $D. V_{OS}$  is the offset voltage of the error amplifiers.

Based on equation [\(1\)](#page-1-0), the  $V_{OS}$  severely impairs the precision of analog dimming, especially during small duty cycle applications. In order to obtain high efficiency,  $V_{R1}$  usually has a maximum value of 100mV∼200mV. In the standard BCD process, EA/A<sub>0</sub>  $\sim$ A<sub>n</sub> V<sub>OS</sub> 3 $\sigma$  statistical value reaches  $5mV~10mV$  [14]–[16]. While the duty cycle D=100%, the dimming error is up to 5%. In a worse case, when the duty cycle D is 1%∼5% and V<sub>OS</sub> is close to or larger than the  $V_{R1}$  value, it can result in the brightness of the LED going out of control. Therefore, high-precision analog dimming can be achieved only by eliminating the error amplifiers  $V_{OS}$ .

There are many papers on offset voltage elimination technology. These methods are divided into two categories. One is the dynamic offset cancellation (DOC) technique, such as auto-zeroing [17]–[20], [30] and chopper [14], [21]–[23]. Auto-zeroing uses sampling-elimination technology to eliminate the offset voltage while the chopper uses high frequency modulation followed by bandwidth filter to decrease the offset voltage. The other one is the pre-calibration technique, which is to sample and compensate the offset voltage before the operational amplifier works while maintaining the offset voltage compensation state during normal operation, such as fuse trim [24] and circuit trim [25], [26]. The residual offset of pre-calibration accuracy is relatively higher. However,  $V_{R1}$ is a weak voltage signal and has no current output capability. Dynamic offset voltage cancellation techniques are not feasible in this analog dimming.

In this paper, a weak voltage analog dimming control method, which consists of a two-stage offset cancellation structure, is presented. In this approach, the first stage is composed of N-BITs analog static offset calibration operational amplifier (N-BITs ASOC OP2) to reduce the offset voltage of OP2 without any current load to the analog dimming signal. Furthermore, temperature compensation is introduced in this stage to reach a preset fixed error throughout the operating temperature. In the second stage, dynamic offset cancellation technology is applied to OP1 to achieve K-times attenuation of pre-calibrated residual error. By this mean, the weak voltage  $V_{R1}$  controls the LED current accurately, even during the small duty cycle of the input dimming signal (DIM).

This paper is organized as follows: Section II describes the proposed method principle; Section III presents the scheme and its circuit implementation; Section IV provides the experimental results; and Section V gives a conclusion for this method.

#### **II. PRINCIPLE OF THE PROPOSED METHOD**

The proposed analog dimming circuit architecture is shown as Fig. 3. This diagram is divided into three parts: 1) The Dimming signal (DIM) duty cycle to analog dimming voltage conversion block (KD2V). This block converts the DIM's duty cycle (D) into the analog voltage  $V_{R1}$ . 2) The N-BITs analog static calibration OP2 (N-BITs ASOC OP2).



**FIGURE 3.** The topology of the proposed double offset cancellation structure for LEDs analog dimming.



**FIGURE 4.** The topology of the proposed double offset cancellation structure for LEDs analog dimming.

The positive terminal of this amplifier is the analog dimming signal  $V_{R1}$ . The negative terminal connects to the signal  $V_{\text{OUT\_OP1}}$ , and the output  $V_{\text{CON}}$  is directly used to control the LEDs power conversion, as the signals V<sub>CON</sub>/V<sub>CON1</sub>  $\sim$ V<sub>CONn</sub> in Fig. 1 and Fig. 2. 3) A feedback signal amplifier with K-times gain (DOC OP1 Gain=K). The dynamic offset elimination technique is used to reduce the input offset voltage of OP1, and the sense voltage  $V_{FB}$ generated from  $I_{LED}$  is accurately amplified by K-times. The output of OP1 ( $V_{OUT\_OP1}$ ) connects to the negative terminal of OP2, so that the equivalent residual offset voltage of N-BITs ASOC OP2 is further reduced to 1/K-times.

#### A. EXPLANATION OF KD2V BLOCK

KD2V block converts the DIM's duty cycle into the analog dimming voltage  $V_{R1}$ . The output analog voltage has a linear relationship with the DIM's duty cycle. This block consists of a typical RC low-pass filter, as shown in Fig. 4.

In Fig.4, the DIM is usually PWM signal for LED dimming, where D represents the duty cycle of the PWM signal high level.  $K_1$  and  $K_2$  are two analog switches. The R<sub>LPF</sub>/C<sub>LPF</sub> constitutes a low-pass filter. KV<sub>REF</sub> is K-times of the maximum preset  $V_{FB}$ . When the DIM is at high level, switch  $K_1$  is closed and  $K_2$  is open,  $KV_{REF}$  charges  $C_{PLE}$ through  $R_{LPF}$ . When the DIM is at low level, switch  $K_1$  is open and  $K_2$  is closed,  $C_{LPF}$  discharges through  $R_{LPF}$ . After several cycles,  $V_{R1}$  is stable. Its average voltage is as follows:

<span id="page-2-2"></span>
$$
V_{R1} = K \cdot D \cdot V_{REF} \tag{2}
$$

where  $V_{R1}$  is the output voltage of KD2V, which is proportional to the DIM's duty cycle, and  $D\text{-}V_{REF}$  is the ideal value



**FIGURE 5.** The structure of N-BITs analog static offset calibration (ASOC) OP2.

of  $V_{FB}$  when DIM's duty cycle equals to D. K is the multiply factor of  $V_{REF}$ .  $V_{REF}$  is the maximum preset  $V_{FB}$ .

From this formula, the converted output voltage  $V_{R1}$  is K-times of the ideal value of  $V_{FB}$  when DIM's duty cycle is D.

#### B. EXPLANATION OF N-BITS ASOC OP2 BLOCK

N-BITs ASOC OP2 block is an offset pre-calibration amplifier. Its structure is shown in Fig. 5, which consists of three units: N-BITS OFFSET CALIBRATION, Error Amplifier (EA) and mVcal\_ref Generator, where mVcal\_ref Generator generates the reference voltage for offset voltage calibration, the N-BITS OFFSET CALIBRATION realizes the N-BITs calibration function to reduce offset voltage of Error Amplifier (EA) and the Error Amplifier (EA) is the elementary error amplifier.

LED current control adopts close-loop regulation with high loop gain with OP2 providing this gain. Therefore, the voltage relationship between the two input terminals of OP2 is as follows:

<span id="page-2-0"></span>
$$
V_{OUT\_OP1} = V_{R1} \frac{A_{DC\_LP}}{A_{DC\_LP} + 1} - V_{OS}
$$
 (3)

where  $V_{\text{OUT OP1}}$  is the amplified LED current detection signal from OP1, and  $V_{OS}$  is the offset voltage of OP2.  $V_{R1}$  is the LED dimming signal, the value of which is controlled by LED dimming duty cycle. A<sub>DC, LP</sub> is the loop gain of the LED current controller, which is much larger than 1. Therefore formula [\(3\)](#page-2-0) can be expressed by formula [\(4\)](#page-2-1):

<span id="page-2-1"></span>
$$
V_{R1} - V_{OUT\_OP1} \approx V_{OS} \tag{4}
$$

According to [\(3\)](#page-2-0), the difference between  $V_{R1}$  and  $V_{\text{OUT\_OP1}}$  is the OP2's offset voltage  $V_{\text{OS}}$ . The smaller  $V_{\text{OS}}$ reaches the more accurate the LED current precision gets. An N-BITs Analog-Static Calibration technique is proposed to decrease the  $V_{OS}$  significantly without additional current load to  $V_{R1}$ .

The N-BITs ASOC OP2 operates in two states, first in the offset voltage calibration stage, and then in the signal amplification state.

When N-BITs ASOC OP2 operates in the offset voltage calibration state, mVcal\_ref Generator generates a reference voltage to compensate the offset voltage of the basic amplifier EA. In this stage, EA operates in the comparator mode

with very high gain. According to the output of the EA, the N-BITS OFFSET CALIBRATION circuit acquires the polarity of EA's initial offset voltage. Then, a compensation voltage opposite to the initial offset voltage is added to the input of the differential pair with the initial value setting to the minimum voltage generated by mVcal\_ref. The EA output signal is detected again. If the output of the EA keeps the same logic state, the compensation voltage gradually increases with the step equaling to the minimum value generated by mVcal\_ref until the EA output becomes the opposite logic status of the initial state. The cumulative compensation voltage is fixedly added to the differential pair input of the EA, then the offset voltage calibration stage is completed.

To ignore the  $V_{OS}$  temperature coefficient, the maximum residual error of N-BITs ASOC OP2 after calibration is in equation [\(4\)](#page-2-1), which indicates that the residual error N-BITs ASOC OP2 can be decreased through increasing the N value.

<span id="page-3-1"></span>
$$
V_{osres\_op2\_max} = \frac{v_{os0\_max}}{2^{N-1}}, \quad 0 < N \tag{5}
$$

where Vosres\_op2\_max is the maximum residual error of N-BITs ASOC OP2. Vos0\_max is the maximum offset voltage of OP2. This value is calculated according to the parameters provided by the manufacturer. N is the maximum digit of the offset voltage calibration.  $\frac{v_{\text{os0\_max}}}{2^{N-1}}$  is the minimum voltage generated by mVcal\_ref.

Considering the influence of temperature, the maximum residual offset voltage can be revised to formula [\(6\)](#page-3-0):

<span id="page-3-0"></span>
$$
V_{osres\_op2\_max}(T)
$$
  
= 
$$
\frac{V_{os0\_max}(T_0)}{2^{N-1}}
$$
  
+ 
$$
\frac{m}{2^{N-1}} (c - \Delta \beta / \beta) V_{T0}(T - T_0), \quad 0 < m < 2^{N-1}
$$
 (6)

where,

Vos0\_max  $(T_0)$ : The maximum offset voltage at  $T_0$  temperature.

m: The number of steps required for the offset calibration. *C*: The temperature coefficient of the calibration voltage.  $\beta = \mu C_{ox} \frac{W}{L}$ : The current factor of the MOSFETs.  $\Delta \beta$ : The mismatch of current factor.

 $V_{\text{T0}}$ : The MOSFET threshold voltage at T<sub>0</sub>.

In formula [\(5\)](#page-3-1), the temperature coefficient of residual error voltage is zero if  $c = \Delta \beta / \beta$ . That is, the residual offset voltage does not alter with temperature. Substitute equation [\(6\)](#page-3-0) into formula [\(4\)](#page-2-1), the result is shown in equation [\(7\)](#page-3-2):

<span id="page-3-2"></span>
$$
V_{OUT\_OP1} \approx V_{R1} - \frac{V_{os0\_max}(T_0)}{2^{N-1}}
$$
 (7)

Therefore, the residual offset voltage is smaller with an increasing N and does not change with temperature.

#### C. EXPLANATION OF DOC OP1 GAIN=K BLOCK

DOC OP1 Gain=K is an operational amplifier integrated dynamic offset cancellation technique. This amplifier close loop gain equals to K.



FIGURE 6. The structure of DOC OP1 with gain=K.

As shown in Fig. 3, this OP's input terminal connects to the LED current sense point  $V_{FR}$ . The output terminal  $V_{OUT}$   $_{OP1}$ connects to the N-BITs ASOC OP2 negative input terminal. The  $V_{FB}$  has small equivalent output resistance with strong current drive capability. So the DOC technique is applied to get rid of the OP's offset voltage.

In this work, the OP1 circuit structure is shown in Fig 6. Considering the auto-zero residual error, OP1 output voltage signal is expressed as follows:

<span id="page-3-3"></span>
$$
\begin{cases}\nV_{OUT\_OP1} = K \left( V_{FB} + V_{os\_res\_op1} \right) \\
V_{os\_res\_op1} = \frac{V_{os}}{A_1 + 1} + \frac{q_{inj\_S_{12}}}{C_1}\n\end{cases} \tag{8}
$$

where  $V_{\text{OUT OP1}}$  is the output of OP1, K is the close loop DC gain of OP1,  $V_{FB}$  is the LED current feedback voltage, Vos\_res\_op1 is the residual offset voltage of OP1, Vos is the original offset voltage of OP,  $A_1$  is the DC gain of OP, qinj\_S12 is the combination of channel charge injection and clock feedthrough produced by switch  $S_{12}$ ,  $C_1$  is the capacitor for input voltage sample-hold.

From equation [\(8\)](#page-3-3), the first item on the right side of the Vos\_res\_op1 equation can be neglected when  $A_1 >> 1$ , and the second item is induced by the switch  $S_{12}$  charge injection. There are multiple literatures [27]–[29] to decrease this value.

Combining equations [\(2\)](#page-2-2) to [\(8\)](#page-3-3), the LED current deviation is expressed in equation [\(9\)](#page-3-4):

<span id="page-3-4"></span>
$$
I_{ERR} = I_{LED} - \frac{D \cdot V_{REF}}{R_{FB}}
$$
  
= 
$$
-\frac{1}{R_{FB}} \left[ \frac{V_{os0\_max}(T_0)}{K \cdot 2^{N-1}} + \frac{V_{os}}{A_1 + 1} + \frac{q_{inj\_S_{12}}}{C_1} \right]
$$
 (9)

where, *IERR* indicates the deviation of LED current between the actual value and the ideal value. The intermediate and the rightmost equation of formula [\(8\)](#page-3-3) indicate that this deviation is controlled by the circuit's electrical characteristic parameters and does not vary with the LED dimming duty cycle. From the final result of formula [\(8\)](#page-3-3), the error consists of three items,  $V_{\text{o}s0_{\text{max}}}(T_0)/K \cdot 2^{N-1}$ ,  $V_{\text{o}s}/(A_1 + 1)$ ,  $q_{inj\_S_{12}}/C_1$ . These 3 items are analyzed separately as follows:

The first item is caused by the N-BITs ASOC OP2 residual error after the calibration stage. This value is very small. Furthermore, the residual error decreases to 1/K-times by OP1, which implies that the dimming error can be progressively



**FIGURE 7.** Circuits of N-BITs analog static offset calibration OP2.

reduced by increasing K. Assuming that the original offset  $V_{OS0,max}(T_0)$  equals to 5mV, N is 6, K is 6, the residual dimming error reduces to  $2.6\mu\text{A}$ . Compared to the ideal LEDs' current, it's a tiny error that can be ignored even when  $D=1\%$ .

The second one is caused by the offset voltage OP. The residual error caused by this offset reduces to  $1/(A_1+1)$ , where  $A_1$  is the OP's open loop DC gain. The value can be up to 60dB or even larger, the actual dimming error induced by this item is about  $0.5 \sim 1 \mu$ A with OP's original offset voltage being 5∼10mV.

The third one indicates the dimming error from OP1's channel charge injection and clock feed-through of the nonideal switches. Several techniques have been developed over the years to minimize the imperfections, such as dummy transistor and complementary switches. The error can be decreased to less than 0.1mV [29]. Consequently, even when the dimming duty cycle  $D=1\%$ , this adverse implication can be ignored.

In addition, from equation [\(8\)](#page-3-3), the temperature coefficient of this residual error is almost zero. The first item in the middle bracket is the residual offset of N-BITs ASOC OP2. Because of the temperature compensation implementation for OP2 offset calibration voltage generation, thus, the residual offset of OP2 keeps constant through the operation temperature.

As the result of OP's high open loop  $A_1$ , the temperature coefficient caused by  $V_{OS1}$  is so small that it can be ignored. The error induced by  $q_{\text{ini}}$   $\text{S12}$  is determined by the switches' non-ideality. Obviously, clock feedthrough has a zero temperature coefficient, and the channel charge injection

temperature relation can be shown as:

$$
\frac{dq_{inj\_S12}}{dt} = -W_1 \cdot L_1 \cdot C_{ox} \frac{dV_{TH}}{dt}
$$
 (10)

where  $W_1$  and  $L_1$  is the  $S_{12}$  channel width and length respectively,  $C_{ox}$  is the gate capacitance per unit area,  $V_{TH}$  is the  $S_{12}$  threshold voltage. This item causes a temperature shift less than  $1\mu$ V/ $\degree$ C. Assuming the temperature ranges from −40◦C to 85◦C, the error shift is about 0.165mV, which is much smaller than the  $DV_{REF}$  even at  $D=1%$ .

Comparing equation [\(1\)](#page-1-0) with equation [\(9\)](#page-3-4), the proposed approach reduces the dimming error substantially. When the EA's original offset is 5mV, the residual error decreases to less than  $26\mu$ V with N=6 and K=6. Even considering the drift of this residual error to temperature, the value is less than  $200\mu$ V.

Based on the above analysis, the proposed weak voltage analog dimming control method can significantly improve the analog dimming accuracy. It is valid over the operating temperature.

#### **III. THE SCHEME AND CIRCUIT IMPLEMENTATION**

This section mainly describes the circuit implementation of the weak voltage analog dimming control method. Because KD2V module uses conventional RC filter, it is easy to design. This work focuses on the circuit design of the N-BITs ASOC OP2 and DOC OP1 Gain=K.

#### A. THE CIRCUIT OF N-BITS ASOC OP2

The circuit of N-BITs ASOC OP2 is shown in Fig.7. In this circuit,  $I_1$  and  $R_1/R_2$  form mVcal\_ref Generator.  $I_1$  consists



**FIGURE 8.** The timing sequence of the main control signals for the N-BITs ASOC input offset voltage calibration.

of zero temperature current  $I_{ZTC}$  and  $I_{PTAT}$ . The ratio between I<sub>ZTC</sub> and I<sub>PTAT</sub> is adjustable through the TRIM signal, while  $R_1/R_2$  is a zero-temperature coefficient resistor.

In Fig. 7,  $M_{P1}$ - $M_{P6}$ ,  $M_{P9}/M_{P10}$ , and  $M_{N1}$ - $M_{N4}$  and  $R_1/R_2$ form a conventional folding op amp, which is the EA shown in Fig. 5. The trans-conductance of EA is mainly determined by  $R_1/R_2$ . The M<sub>P9</sub>/M<sub>P10</sub> form the input differential pair. The  $M_{P5}/M_{P6}$  provide a bias current for the  $M_{P9}/M_{P10}$ . The  $M_{N1}-M_{N4}$  and  $M_{P1}-M_{P4}$  form a classical folded-cascode structure. The output terminal is  $V_{\text{CON}}$ . R<sub>C</sub> and C<sub>C</sub> form a compensation network used to generate the zero/pole for controller loop compensation.

In Fig. 7, switches  $K_{C1A}/K_{C1B}/K_{C2A}/K_{C2B}/K_{C3}/K_{C4A}/$  $K_{C4A}/K_{C4B}/K_{C5}/K_{C6}$ ,  $K_1-K_N$  and  $I_1-2(N-1)I_1$ ,  $M_{N5}/M_{N6}$ , MP7/MP8 and Calibration Logic form the N-BITS Analog Static Offset Calibration circuits to reduce the equivalent input offset voltage of EA without extra current load to the input voltage source.

In Fig. 7, the signals  $V_{B1}-V_{B4}$  are bias voltage to provide appropriate bias for different circuits.  $V_{\text{OUT}}$   $_{P1}$  is K-times of  $V_{FB}$ .  $V_{FB}$  is the LED current feedback voltage and  $V_{R1}$  is the analog dimming reference voltage.

The working sequence of the N-BITs ASOC OP2 is shown in Fig. 8. The circuit works in three stages, namely the initial offset voltage polarity judgment stage  $(T_1$  stage), the offset voltage compensation stage  $(T_2 \text{ stage})$  and the amplification stage  $(T_3$  stage). These three stages of work are analyzed as follows:

#### 1) INITIAL OFFSET VOLTAGE POLARITY JUDGMENT  $(T_1$  STAGE)

In this stage, the EA's input signal is set to zero, which means that the gates of  $M_{P10}$  are short to GND,  $K_{C1A}$  and  $K_{C1B}$ are open while  $K<sub>C2A</sub>$  and  $K<sub>C2B</sub>$  are short. Meanwhile,  $K<sub>C4A</sub>$ 

and  $K_{C4B}$  keep open and  $K_{C3}$  keeps short. The output  $V_{CON}$ of EA is connected to the gate of  $M<sub>NS</sub>$ . EA operates as a comparator. According to the logic state of  $V_A$ , the polarity of the initial equivalent offset voltage  $V_{OS1-EA}$  of EA can be determined.

The polarity of  $V_{OS1\_EA}$  is positive if the output of  $V_A$ is at high logic level, which means that the threshold of M<sub>P9</sub> is higher than that of M<sub>P10</sub> (V<sub>TH</sub>  $_{P9}$  >V<sub>TH</sub>  $_{P10}$ ). Then  $K<sub>C6</sub>$  keeps close and  $K<sub>C5</sub>$  keeps open, the current flowing through the switch  $K_{C6}$  generates voltage drop  $V_{KC6_R2}$  on  $R<sub>2</sub>$ , which is used to compensate for the difference between  $V_{TH}$  p9 and  $V_{TH}$  p10. The main control signals of the circuit are represented by the solid line in Fig. 8.

On the contrary, if the output of  $V_A$  is at low logic level, the polarity of  $V_{OS1\_EA}$  is negative.  $V_{TH\_P9}$  is less than  $V_{THP10}$ . At this time,  $K_{C6}$  is disconnected,  $K_{C5}$  is closed. The main control signals of the circuit are represented by the dotted line in Fig. 8.

Based on the previous approach, the initial polarity of  $V_{OS1EA}$  can be acquired by the logical state of  $V_A$  to control the status of switches of  $K_{C5}$  and  $K_{C6}$ . During the  $T_1$ stage, the N-BITs offset voltage compensation current control switches  $K_1-K_N$  keeps disconnected, and the current flowing through the switch  $K_{C5}/K_{C6}$  is still zero.

#### 2) OFFSET VOLTAGE COMPENSATION STAGE  $(T_2$  STAGE)

After the EA's original offset polarity is determined, this circuit enters the offset compensation stage. The timing sequences are illustrated in Fig. 8's  $T_2$  stage. In this stage, the EA still keeps in comparator configuration, switches  $K_{C5}/K_{C6}$  keep previous state, and switches  $K_1-K_N$  turn ON/OFF to increase the offset compensation voltage step by step until the  $V_A$  logic state transition. During  $T_2$  stage, the offset compensation voltage increases  $V_{MAX}/2^{(N-1)}$  at each step, and V<sub>MAX</sub> is the preset maximum offset compensation voltage, which is calculated based on the mismatch parameters from process foundry. Illustrated as in Fig. 7 and Fig. 8, the working process of  $T_2$  stage is described as follows:

First, assuming that the output of  $V_A$  is logic low during  $T_1$  stage, the polarity of  $V_{OS1-EA}$  is negative,  $K_{C6}$  keeps open and  $K<sub>C5</sub>$  keeps close. Then, in the first step of compensation, switch  $K_1$  is closed, and the offset compensation current flowing through the switch  $K_{C5}$  is  $I_1$ , the offset compensation voltage generated by the resistance R<sub>1</sub> is V<sub>MAX</sub>/2<sup>(N−1)</sup>. Then the Calibration Logic circuit checks  $V_A$  's logic state again. If  $V_A$  still keeps low, switch  $K_2$  is closed and  $K_1$  is disconnected. The current flowing through the switch  $K_{C5}$ increases to two-times of  $I_1$ , while the voltage drop on the resistance R<sub>1</sub> increases to  $2*V_{MAX}/2^{(N-1)}$ . If V<sub>A</sub> 's level remains low, the compensation current increases step by step, and the increasing amount at each incremental step is  $I_1$  until  $V_A$ 's level is reversed to the anti-phase logic state compared with that in  $T_1$  stage. Then, the status of the switches  $K_1-K_N$  is locked, and the offset voltage compensation current remains.



**FIGURE 9.** The FB K-times amplifier with auto-zero technical for OP's offset voltage cancellation, the loop gain is determined by the resistor ratio between  $\mathsf{R}_1$  and  $\mathsf{R}_2$ ; the timing sequence for switches  $K_{A1}/K_{A2}/K_{B1}/K_{B2}$  is shown in the red line-frame.

Similarly, if  $V_A$  is at high level in stage  $T_1$ , then the input offset voltage polarity judgment switch  $K<sub>C6</sub>$  is closed and  $K<sub>CS</sub>$  opens. Then the compensation current control switches  $K_1-K_N$  are turned on/off step by step, which makes  $I_{KCG}$ increase gradually. When  $V_A$  changes from logic high to logic low state, the offset voltage compensation stage ends and switches  $K_1-K_N$  states are locked to keep the offset compensation voltage unchanged.

#### 3) OFFSET COMPENSATION VOLTAGE HOLDING  $(T<sub>3</sub> STAGE)$

At this stage, the offset compensation is fixed at  $T_2$  stage, the EA returns to LED dimming control configuration. So, switches  $K_1-K_N$  and  $K_{C5}/K_{C6}$  maintain the states at the end of stage  $T_2$ , switches  $K_{C2A}/K_{C2B}/K_{C3}$  change to open,  $K_{C1A}/K_{C1B}/K_{C4A}/K_{C4B}$  are closed. Then, EA is again connected to the analog dimming control circuit as an N-BITs ASOC OP2, shown in Fig.3.

After these three stages, the N-BITs ASOC OP2's residual offset voltage is less than  $V_{MAX}/2^{(N-1)}$ . This value decreases as N increases.

### B. DYNAMIC OFFSET CANCELLATION WITH K-TIMES LOOP GAIN OP1 (DOC OP1 GAIN=K)

The auto-zero technical is implemented in the DOC OP1 for offset cancellation to achieve an accurate K-times magnification of the LED current detection signal  $V_{FB}$ . The circuit structure is shown as Fig.9.

In Fig. 9, the folded-cascode op-amp is composed of  $M_{P1}-M_{P4}$ ,  $M_{P7}-M_{P10}$ ,  $M_{N1}-M_{N4}$  and  $R_1/R_2$ . The ratio amplification circuit consists of  $M_{\text{NS}}/R_1/R_2$ .  $R_1/R_2$  controls the  $V_{FB}$  magnification ratio.  $M_{P9}/M_{P10}$  make up input differential pairs and MP7/MP8 provides a bias current for the differential pairs  $M_{P9}/M_{P10}$ .  $M_{N1}-M_{N4}$  and  $M_{P1}-M_{P4}$  form a folding structure and the output terminal is  $V_{O1}$ ; Capacitors  $C_H$  and MOSFET M<sub>N5</sub>, resistors R<sub>1</sub>-R<sub>2</sub> form ratio amplifier circuits. MOSFET  $M_{P5}/M_{P6}/M_{N6}$  form a voltage bias circuit that provides appropriate DC operational points. Switches  $K_{A1}/K_{A2}/K_{B1}/K_{B2}$ , and capacitance  $C_{SH}$  work together forming an auto-zero offset cancellation circuit.

CLKA and CLKB are the non-overlapping clock signals for auto-zero switches controlling. The dead time is  $T_D$ , which is about 5nS to 10nS.

This circuit works in two stages. The first stage is the offset voltage sampling stage. In this stage, OP1 sets as the unit feedback topology, and its offset voltage is stored to CSH.The second stage realizes offset cancellation. During this stage, the offset voltage stored on  $C_{SH}$  is subtracted from the input signal. The process can be analyzed as follows:

#### 1) OFFSET VOLTAGE SAMPLING STAGE

During this stage, the signal CLKB is at logic high level and switches  $K_{B1}/K_{B2}$  are closed. Furthermore, the signal CLKA is logic low and switches  $K_{A1}/K_{A2}$  are disconnected. The folded-cascode OP is connected as a unit feedback gain configuration. The input signal  $V_{FB}$  is directly loaded at node  $V<sub>S</sub>$ , which is one terminal of the sample-holding capacitance  $C_{SH}$ . The other terminal of  $C_{SH}$  is connected to the foldedcascode OP's output (negative input) terminal, so the offset voltage of this folded-cascode OP is sampled by  $C_{SH}$ . At this time, the voltage calculation formula can be shown as:

<span id="page-6-0"></span>
$$
\begin{cases}\nV_N = V_{R1} + V_{OS1\_OP1} \\
V_{CSH} = V_{FB} - (V_{R1} + V_{OS1\_OP1})\n\end{cases}
$$
\n(11)

where  $V_N$  is the voltage of the non-positive input terminal of the OP,  $V_{R1}$  is the internal bias voltage of the OP,  $V_{OS1\_{OP1}}$  is the offset voltage of the OP during the sampling stage,  $V_{\text{CSH}}$ is the voltage difference between the terminals of the offset sample-hold capacitor  $C_{SH}$ ,  $V_{FB}$  is the feedback voltage of the resistor  $R_{FB}$ , which senses the LED forward current.

#### 2) OFFSET VOLTAGE CANCELLATION STAGE

In the second stage, the signal CLKB is at logic low, the signal CLKA is at logic high, switches  $K_{B1}/K_{B2}$  are disconnected, and switches  $K_{A1}/K_{A2}$  are closed. At this time, the feedback voltage  $V_{FB}$  is connected to the node  $V_S$ , the other terminal of  $C<sub>SH</sub>$  is connected to the OP's negative input terminal. According to the feedback loop of this OP, the voltage difference between two terminals  $C_{SH}$  and  $V_N$  are still maintained as in formula [\(11\)](#page-6-0). Therefore, the voltage calculation formulas for  $V_{FB}$  and  $V_{FB1}$  are as follows:

$$
\begin{cases}\nV_{FB1} = V_{FB} + (V_{OS2\_OP1} - V_{OS1\_OP1}) \\
V_{OS\_OP1\_res} = V_{OS2\_OP1} - V_{OS1\_OP1} \\
V_{OUT\_OP1} = \frac{R_1 + R_2}{R_2} \cdot (V_{FB} + V_{OS\_OP1\_res})\n\end{cases} (12)
$$

where  $V_{FB1}$  is the feedback voltage on the feedback resistor  $R_2$ ,  $V_{OS2OP1}$  is the offset voltage of the OP during the second operation stage,  $R_1$  and  $R_2$  is the feedback resistor network,  $V_{\text{OUT\_PI}}$  is the output voltage of the OP, which is determined by  $V_{FB}$  and the ratio between resistor  $R_1$  and  $R_2$ .



**FIGURE 10.** Typical application circuit of the proposed white LED driver.

From the  $V_{\text{OUT1}\_\text{OP1}}$  calculation formula, it can be seen that the  $V_{\text{OUT\_OP1}}$  is not the ideal  $V_{FB}$  K-times magnification due to OP1's residual error caused by the switch  $K_{B1}$  clock feed-through and charge injection.

#### **IV. EXPERIMENTAL RESULTS AND DISCUSSIONS**

The proposed high precision analog dimming method was used in a small power white LED driver, which is used for small size liquid-crystal-display (LCD) panel backlighting. This driver was designed in a standard BCD process.

Based on  $0.18\mu$ m  $1.8V/3.3V/5V/40V$  BCD Process, a white-light LED driver is designed. In this chip, the input dimming signal is a digital PWM dimming signal, whose frequency ranges from 1KHz to 300KHz. The LED operates in DC current with the dimming duty cycle ranging from 1% to 100%. Under the analog dimming mode, the maximum output voltage of  $V_{FB}$  is 200 mV when the LED dimming signal is at 100% duty cycle. The minimum duty cycle of the dimming signal is  $1\%$ , and the V<sub>FB</sub> DC average voltage is 1mV. This driving chip uses the proposed two-stage offset voltage elimination structure to achieve high-precision LED analog dimming control.

The typical application circuit of a white LED driver is shown in Fig. 10.

In Fig.  $10$ ,  $U_1$  is a monolithic LED driver designed with boost structure. Its internal circuit is similar to Fig. 1. However, in the dimming module, the LEDs' forward current control circuit shown in Fig. 3 is adopted.  $U_1$ 's key electrical parameters and external application components are shown as table 1.

This LED driver die size is  $0.8$ mm $\times$ 1.45mm. The proposed DOC OP1 and 5-BITs ANA-SC OP2 die size is 0.029mm<sup>2</sup> and 0.032 mm<sup>2</sup> respectively. Instead of DOC OP1, amplifiers with BJTs as OP1 are required in conventional analog dimming methods. Besides, an additional OP2 without offset cancellation is still needed. The die sizes of OP2 and BJT OP1 in conventional methods are about  $0.01$  mm<sup>2</sup> and 0.012mm<sup>2</sup>, respectively. Therefore, the proposed method needs an extra 0.039mm<sup>2</sup>, which has little influence on the total cost. The microphotograph of this LED driver is shown in Fig. 11.

The oscilloscope test waveforms are shown in Fig 12. The test conditions are  $V_{IN} = 3.6V$ , the load is the single string

Name	Descriptions	Value	Units
$L_1$	External inductor	4.7	μH
$C_{IN}$	Input capacitor	4.7	$\mu$ F
$C_{OUT}$	Output capacitor	1.0	$\mu$ F
$C_{COMP}$	Compensation capacitor	0.22	μF
$F_{\rm{OSC}}$	Boost converter frequency	1.0	MHz
$R_{FB}$	LED current sense resistor	10	Ω
$\rm V_{FB}$	Maximum regulation	200	mV
	voltage		
$D_{\min}$	Minimum dimming duty		$\frac{0}{0}$
	cvcle		

**TABLE 1.** Key electrical parameters and external application components.



**FIGURE 11.** Microphotograph of the experimental white LED driver.

with 10LEDs series, the PWM dimming signal frequency on EN pin is 20KHz with the duty cycle at 0.5%, 5% and 50%.

In Fig. 12, CH1 is the input dimming signal. CH2 is OUT node voltage waveform with OUT being the top node of the LEDs string. CH3 is the VFB voltage. CH4 is LED forward current. In order to achieve higher precision, wire rounding method for current probe is used to obtain 10/5-times the LED current waveform during the measurement. Fig. 12A is dimming duty= $0.5\%$ , equivalent  $I_{LED}$  =0.12mA (with 10-times magnitude waveforms). Fig. 12B is D=5%, equivalent  $I_{LED}$  =1mA (with 5-times magnitude waveforms). Fig.  $12C$  is  $D=50\%$ , equivalent  $I_{LED}$  = 10mA (with 5-times magnitude waveforms). All of the LED current waveforms are DC shape. It's analog dimming mode.

In order to further find out the relationship between the  $I_{LED}$  and the input dimming duty cycle, the  $I_{LED}$  vs D graph is illustrated in Fig. 13A with the dimming duty cycle changing from 0.1% to 100%, while the details of D $\leq$ 10% is shown in Fig. 11B.

In Fig. 13A,  $I_{LED}$  increases with the dimming duty cycle linearly when D changes from 0.1% to 100%. The deviation between the actual value and the idea  $I_{LED}$  is less than 0.1mA.

In Fig. 13B, the enlarged graph for  $D \le 10\%$  clearly shows that ILED has a linear relationship with dimming duty cycle even when D is less than 1%. However, with the increasing



**FIGURE 12.** The white LEDs output waveforms with different PWM dimming duty cycle; A/B/C is PWM dimming duty cycle=0.5%/5%/50% output waveforms respectively, where CH1 is the PWM dimming signal, CH2 is the voltage at OUT node, CH3 is the voltage at FB node, CH4 is the 5-times LED forward current.

of dimming frequencies, ILED deviates more from the ideal value, as shown in the  $F=200KHz$  curve in Fig. 13B. This imperfection is caused by  $U_1$ 's EN interface non-ideality, because the interface cannot completely replicate the dimming duty cycle to the internal KD2V block, especially in a small duty cycle.

The I<sub>LED</sub> deviation comparison of the proposed method and the EA's input offset voltage being 5mV is illustrated in Fig. 14. The proposed method provides less than  $30\mu A$ deviation and mostly keeps a constant error from the ideal  $I_{LED}$  with the dimming duty cycle ranging from 0.1% to 100%. On the contrary, the  $I_{LED}$  deviation grows larger as duty cycle becomes smaller. The maximum reaches 0.5mA at duty cycle being 0.1%.





FIGURE 13. The graph of I<sub>LED</sub> vs dimming duty cycle. A is the whole range drawing with D from 0.1% to 100%. B is the enlarged graph with  $D \le 10$ %.



**FIGURE 14.** The I<sub>LED</sub> deviation from the ideal value with dimming duty<br>cycle range: 0.1% to 100%; the blue line is the data for EA with 5mV input offset voltage; the brown line is the presented method measurement.

Fig. 15 gives the relationship between  $I_{LED}$  and  $V_{IN}$  at different duty ratios with V<sub>IN</sub> ranging from 2.7V∼5.5V. This graph shows that the  $I_{LED}$  precision is not affected by the operating power supply even at different dimming duty cycles. When D ranges from  $0.5\%$  to  $10\%$ , the I<sub>LED</sub>



**FIGURE 15.** The LEDs forward current with V<sub>IN</sub> ranging from 2.7V to 5.5V at different PWM dimming duty cycle.



FIGURE 16. The I<sub>LED</sub> vs PWM dimming duty cycle within temperature range: -40°C to 85°C.

vibration is about 30 $\mu$ A. So the equivalent V<sub>FB</sub> vibration is about 0.3mV and the vibration without a clear regular pattern can be considered as measurement mistake. The similar phenomenon occurs with  $D=50\%/100\%$ , the I<sub>LED</sub> variation is about 100 $\mu$ A, and the equivalent V<sub>FB</sub> vibration is about 1mV with V<sub>FB</sub> DC value at 100mV/200mV.

In order to further verify the change of the dimming method with temperature, I<sub>LED</sub> is shown in Fig. 16. As the temperature increases from  $-40\degree C$  to 85 $\degree C$ , I<sub>LED</sub> mostly keeps constant except when the vibration is induced by measurement mistake.

The  $I_{LED}$  of 200 samples was measured at room temperature with  $D=0.5\%$  and  $D=1\%$  (Fig. 17). Fig. 17A shows that the  $I_{LED}$  average is 0.11mA at D=0.5% with a mean of 0.017mA. Fig. 17B shows that the  $I_{LED}$  average is 0.2mA at D=1% with a mean of 0.015mA. These 200 samples data indicates that the experimental LED driver analog dimming precision is adequate for minimum dimming duty  $D=0.5\%$ . It even supports  $D=0.3\%$ .





FIGURE 17. ILED distribution within PWM dimming duty cycle is 0.5% and 1% with 200 samples. A is D=0.5%. B is D=1%.

**TABLE 2.** Comparison of the precision of analog dimming.

Reference	$D_{MN}$	DIM Mode Analog or PWM	Variation
TPS54200/1	$1\%$	Both	$-0.1\% \rightarrow +0.4\%$
TPS61169	$1\%$	<b>Both</b>	
MP2341	$2\%$	Analog	
MP3312	$1\%$	Analog	
<b>SGM3735</b>	3%	Analog	
$\lceil 3 \rceil$	$5\%$	Analog	-
	2%	<b>PWM</b>	
$\lceil 5 \rceil$	0.025%	<b>PWM</b>	
[6]	0.02%	<b>PWM</b>	
[8]	0.02%	<b>PWM</b>	
	$6\%$	Analog	
This Work	0.5%	Analog	$-0.2\% \rightarrow 0.2\%$

Table 2 shows the comparison of the minimum analog dimming duty and variation among commercial LED drivers, latest literatures and the proposed method. The presented work is 2 times better than that of the other LED drivers in analog dimming mode.

Furthermore, a chopper structure substitutes for the autozero technique to realize the DOC OP1 with Gain=K block for switches charge injection reduction. A smaller minimum dimming duty and a higher ILED precision will be achieved.

#### **V. CONCLUSION**

In this paper, we have presented an accurate control method for a weak voltage analog dimming application. In this

method, by combining the temperature compensation for the calibration current reference, the N-Bits ASOC reduces the analog dimming error to  $V_{OSMAX}/2^N-1$  throughout the PVT corner with dimming duty ranging from 0.5% to 100% and without any current load feeding to the weak dimming reference. What's more, with the same LED current sampling component, the DOC amplifier and KD2V can reduce the residual dimming error by K-times when working together. Compared with several current commercial products and latest literatures, this work exhibits half dimming error of the previous parts. Based on the statistical analysis of the test results of 200 samples, this method meets the technical requirements of mass production for high precision  $I_{LED}$ dimming.

#### **REFERENCES**

- [1] M. R. Krames, O. B. Shchekin, R. Mueller-Mach, G. O. Mueller, L. Zhou, G. Harbers, and M. G. Craford, ''Status and future of high-power lightemitting diodes for solid-state lighting,'' *J. Display Technol.*, vol. 3, no. 2, pp. 160–175, Jun. 2007.
- [2] Y. Wang, J. Alonso, and X. Ruan, "A review of LED drivers and related technologies,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 5754–5765, Jul. 2017.
- [3] M. Meraj, S. Rahman, A. Iqbal, and L. Ben-Brahim, ''High brightness and high voltage dimmable LED driver for advanced lighting system,'' *IEEE Access*, vol. 7, pp. 95643–95652, 2019.
- [4] M. Tahan and T. Hu, ''Multiple string LED driver with flexible and high-performance PWM dimming control,'' *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9293–9306, Dec. 2017.
- [5] K. Cho, W. Oh, Y. Oh, and C. In, ''A new high resolution PWM dimming strategy for LED lightings,'' in *Proc. IEEE Int. Conf. Ind. Technol. (ICIT)*, Feb. 2018, pp. 581–584.
- [6] Y.-T. Hsieh, B.-D. Liu, J.-F. Wu, C.-L. Fang, H.-H. Tsai, and Y.-Z. Juang, ''A high-dimming-ratio LED driver for LCD backlights,'' *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4562–4570, Nov. 2012.
- [7] M. Doshi and R. Zane, "Control of solid-state lamps using a multiphase pulsewidth modulation technique,'' *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1894–1904, Jul. 2010.
- [8] L. Liu, Y. Niu, J. Zou, Z. Zhu, and Y. Yang, ''A novel monolithic white LED driver with dual dimming mode,'' *Analog Integr. Circuits Signal Process.*, vol. 79, no. 1, pp. 37–44, Apr. 2014.
- Texas Instruments. *WLED Series TPS61169*. [Online]. Available: http://www.ti.com/product/TPS61169.
- [10] Texas Instruments. *WLED Series TPS61162*. [Online]. Available: http://www.ti.com/product/TPS61162.
- [11] Texas Instruments. *WLED Series TPS61165*. [Online]. Available: http://www.ti.com/product/TPS61165.
- [12] Texas Instruments. *WLED Series TPS61161*. [Online]. Available: http://www.ti.com/product/TPS61161.
- [13] O2 Micro. *WLED Series OZ9998H*. [Online]. Available: http:// www.o2micro.com/products/backlighting.html.
- [14] C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization,'' *Proc. IEEE*, vol. 84, no. 11, pp. 1584–1614, Nov. 1996.
- [15] M. Bolatkale, M. A. P. Pertijs, W. J. Kindt, J. H. Huijsing, and K. A. A. Makinwa, ''A single-temperature trimming technique for MOS-Input operational amplifiers achieving 0.33 µ V/◦C offset drift,'' *IEEE J. Solid-State Circuits*, vol. 46, no. 9, pp. 2099–2107, Sep. 2011.
- [16] *VIS 0.15UM (FRONT-END/BACK-END 0.18UM/0.15UM) BCD 1P6M Salicide Buried Layer EPI 1.8/5/5.5/6/12/20/24/30V (VGS=1.8/5V, VDS=1.8/5/5.5/6/12/20/20/24/30V) Mismatch Report-Device, Reversion 2*. Vanguard Int. Semiconductor Corp., Taipei, Taiwan.
- [17] S. Zhou and M. C. F. Chang, "A CMOS passive mixer with low flicker noise for low-power direct-conversion receiver,'' *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1084–1093, May 2005.
- [18] J. Jin, X. Liu, T. Yan, and J. Zhou, ''Fully configurable capacitor-less oversampling DC offset cancellation for direct conversion receivers,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, to be published.
- [19] P. Ioakim and I. F. Triantis, ''Auto-zero baseline correction circuit for MEMS accelerometer based seismic sensor,'' in *Proc. IEEE Int. Symp. Inertial Sensors Syst. (Inertial)*, Moltrasio, Italy, Mar. 2018, pp. 1–2.
- [20] T. Rooijers, J. H. Huijsing, and K. A. A. Makinwa, ''18.3 An auto-zero stabilized voltage buffer with a quiet chopping scheme and constant input current,'' *Proc. ISSCC*, Feb. 2019, pp. 298–299.
- [21] T. Denison, K. Consoer, W. Santa, A.-T. Avestruz, J. Cooley, and A. Kelly, "A  $2 \mu W 100$  nV/rtHz chopper-stabilized instrumentation amplifier for chronic measurement of neural field potentials,'' *IEEE J. Solid-State Circuits*, vol. 42, no. 9, pp. 2934–2945, Dec. 2007.
- [22] C.-J. Lee and J.-I. Song, "A chopper stabilized current-feedback instrumentation amplifier for EEG acquisition applications,'' *IEEE Access*, vol. 7, pp. 11565-11569, 2019.
- [23] Q. Fan and K. Makinwa, "Capacitively-coupled chopper instrumentation amplifiers: An overview,'' in *Proc. IEEE Sensors*, New Delhi, India, Oct. 2018, pp. 1–4.
- [24] R. Singh, Y. Audet, Y. Gagnon, Y. Savaria, É. Boulais, and M. Meunier, ''A laser-trimmed rail-to-rail precision CMOS operational amplifier,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 58, no. 2, pp. 75–79, Feb. 2011.
- [25] T. Oshita, J. Douglas, and A. Krishnamoorthy, "High-volume testing and DC offset trimming technique of on-die bandgap voltage reference for SOCs and microprocessors,'' *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 4, pp. 821–829, Apr. 2019.
- [26] M. Kayal, R. T. L. Saez, and M. Declercq, "An automatic offset compensation technique applicable to existing operational amplifier core cell,'' in *Proc. IEEE Custom Integr. Circuits Conf.*, May 1998, pp. 419–422.
- [27] S. Naghavi, M. Nematzade, N. Sharifi, T. M. Khanshan, A. Abrishamifar, Z. D. Kuzekanani, and J. Sobhi, ''A simple and efficient charge injection error compensation structure for MOS sampling switches,'' *J. Circuits Syst. Comput.*, vol. 27, no. 8, 2017, Art. no. 1850130.
- [28] A. Dei and M. Valle, "Modelling charge injection in MOS analogue switches using a compact model in a deep submicron technology,'' *IEE Proc.-Circuits Devices Syst.*, vol. 153, no. 3, pp. 269–273, 2006.
- [29] S. Naghavi, N. Sharifi, and A. Abrishamifar, "A novel analog switch for high-precision switched-capacitor applications,'' *Int. J. Circuit Theory Appl.*, vol. 46, no. 4, pp. 764–778, Apr. 2018.
- [30] M. A. P. Pertijs and W. J. Kindt, ''A 140 dB-CMRR current-feedback instrumentation amplifier employing ping-pong auto-zeroing and chopping,'' *IEEE J. Solid-State Circuits*, vol. 45, no. 10, pp. 2044–2056, Oct. 2010.



JIANG-PING HE received the M.Sc. and Ph.D. degrees in microelectronics from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2004 and 2016, respectively.

From 2004 to 2017, he was an Engineer, a Senior Engineer, and the Manager of the Chengdu Research and Development Center, Eutech Micro Inc., during which he focused on the switching power supply, LED driver and

motor driver design, and finished more than ten ICs from design to mass production. He is currently a Lecturer with Xihua University (XHU), Chengdu. His current research interests include switching power supply, LED driver, and motor driver.

# **IEEE** Access



**BO ZHANG** (SM'18) received the B.S. degree in electronic engineering from the Beijing Institute of Technology, Beijing, China, in 1985, and the M.S. degree in electronic engineering from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 1988, where he involved in power semiconductor devices research and development, from 1988 to 1996.

From 1996 to 1999, he was a Visiting Professor with the Center for Power Electronics Systems,

Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, where his research activities were modern power semiconductor devices. Since November 1999, he has been involved in power devices and smart power integrated circuits. He is currently a Full Professor with UESTC and the Director of the Center for Integrated Circuits, UESTC. He holds more than 100 China or U.S. patents. He has authored, coauthored, and presented more than 400 technical papers in scientific journals and international conferences. His research interest includes the power semiconductor technology, since 1987, including power discrete devices, power management ICs, and power integrated technology.

Prof. Zhang was a member of the IEEE EDS Power Devices and ICs Committee, from 2014 to 2017, and a TPC member of the International Symposium on Power Semiconductor Devices and ICs, from 2010 to 2015. He has been the IEEE Chengdu Section EXCO Member and the Chair of Technology Committee, since 2006. He is also the Editor of the IEEE TRANSACTIONS ON ELECTRON DEVICES. His work has received more than 4000 citations, with hindex=31 and i10-index=134 (Source: Google Scholar).



CHANG-DONG WU received the M.Sc. degree in mechanical engineering from Southwest Jiaotong University (SJU), Chengdu, China, in 2008.

Since 2008, he has been an Assistant Professor's Assistant with Xihua University (XHU), Chengdu. His current research interests include signal processing and image processing.



ZHAO-JI LI received the B.S. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 1963.

He was a Visiting Scholar with the Georgia Institute of Technology, Atlanta, GA, USA, from 1982 to 1984. His current research interests include semiconductor device physics, semiconductor power devices, and ICs.



JIANG-YUN ZHOU received the M.Sc. degree in microelectronics from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2008.

From 2008 to 2011, he was an Engineer, a Senior Engineer, and a Design Supervisor of the Chengdu Research and Development Center, Monolithic Power System Inc., where he focused on LDO and AC–DC controller. From 2011 to 2017, he was a Senior Design Engineer and a

Design Manager with the China Research and Development Center, Texas Instruments Inc. The main products he designed are low offset amplifier, high-speed MUX, type-C interface chips, and DC–DC products. Since 2017, he has been the IC Design Director with ConvenientPower Semiconductor Corporation, main work covers DC–DC, interface products, and load switches.

 $0.0.0$ 



XIN GAO received the M.Sc. and Ph.D. degrees in automation engineering from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2008 and 2015, respectively.

From March 2016 to December 2018, he was a member of Technical Staff with the Key Laboratory of Signal and Information Processing, Xihua University. He is currently a Lecturer with Chengdu Technological University, Chengdu,

China. His current research interests include the mixed analog-digital integrated circuits and servo motor driving system.