

Received May 20, 2019, accepted July 10, 2019, date of publication July 16, 2019, date of current version August 5, 2019. *Digital Object Identifier 10.1109/ACCESS.2019.2929062*

# Internal Current Return Path for Ground Leakage Current Mitigation in Current Source Inverters

EMILIO LORENZA[NI](https://orcid.org/0000-0001-9347-9329)®<sup>[1](https://orcid.org/0000-0002-9585-7837)</sup>, (Senior Member, IEEE), GIOVANNI M[IGL](https://orcid.org/0000-0003-4707-4480)IAZZA®1,2, FABIO IM[MO](https://orcid.org/0000-0002-1184-014X)VILLI<sup>©1</sup>, ([Sen](https://orcid.org/0000-0003-0470-3259)ior Member, IEEE), CHRIS GERADA<sup>©2</sup>, (Senior Member, IEEE), HE ZHANG®2, (Senior Member, IEEE), AND GIAMPAOLO BUTICCHI®2, (Senior Member, IEEE) <sup>1</sup> Department of Science and Methods for Engineering (DISMI), University of Modena and Reggio Emilia, Reggio Emilia, Italy <sup>2</sup>Zhejiang Key Laboratory on the More Electric Aircraft Technologies, University of Nottingham Ningbo China, Ningbo 31100, China Corresponding author: Giampaolo Buticchi (buticchi@ieee.org)

This work was supported by the Ningbo Science and Technology Beauro under Grant 2018A-08-C, Grant 2013A31012, and Grant 2014A35007.

**ABSTRACT** This paper analyzes in detail the effect of a simple solution for ground leakage current mitigation applicable to transformerless three-phase current source inverter (CSI). The circuit modification solution is assessed for both traditional CSI topology and for CSI with an additional seventh switch, in literature named CSI7 (or H7), in particular with the splitting of the dc input inductance. In the present work, the solution is applied to grid-connected converters for string photovoltaic applications: scope of the circuit modification is to provide an internal return path from the wye connected capacitors of the output CL filter. This additional return path is able to significantly reduce the ground leakage current without adversely affecting THD. The performance of the proposed solution is assessed by the numerical simulations in case of a string of photovoltaic (PV) modules and the different behavior of CSI and CSI7 topologies is thoroughly investigated. Furthermore, the definition of  $V_{cmZC}$  is assessed by applying it to the common mode equivalent circuits for CSI7 with additional return path and their validation by means of a two-step simulation. The simulation results and experimental validation shows good agreement and confirm that the proposed solution is able to strongly reduce the ground leakage current.

**INDEX TERMS** Current source inverter, photo-voltaic power systems, ground leakage current, renewable energy sources.

# **I. INTRODUCTION**

Current Source Inverter (CSI) topologies constitute an alternative solution to the Voltage Source Inverter (VSI) paradigm, and they have been exploited for medium voltage applications [1]. Because of the intrinsic voltage boosting behavior and with the development of high-frequency switching devices, they have been investigated for single-stage photovoltaic (PV) inverter solutions [2], [3]. Because no electrolytic capacitor is needed for the DC link, a microinverter realized with a CSI would have a lifetime similar to the one of the PV panel [4].

The usual installation of PV panels implies the presence of a metal frame to which the solar cells are assembled. In the case of large installation, the metal frame constitutes a sizeable part of the structure. For safety reasons, the metal surfaces must be grounded, to prevent the electrocution of the personnel and to detect faults towards ground.

Although necessary from the point of view of the safety, because of the presence of a parasitic capacitance between the solar cells and the metal frame, it is possible for ground leakage current to flow through the circuit composed of the electrical grid, the parasitic capacitance and the metal frame of the panel. The magnitude of this current can be high and can constitute a safety risk itself, if precautions are not taken [5].

The issue of the ground leakage current has been addressed extensively for the VSI topologies, where usually modified structures of the power electronics are adopted [6], [7]. Also passive solutions based on common mode filters have been proposed [8].

Because of the development of the semiconductor devices and market needs, reverse blocking devices did not achieve performance comparable to the devices without reverse

The associate editor coordinating the review of this manuscript and approving it for publication was Firuz Zare.

voltage blocking capabilities. This has forced the CSI adopters to add diodes in series to the switches, with the obvious drawback of increasing the conduction losses. A modification to the CSI topology have been performed, with the attempt of solving the efficiency issue, has been recently proposed for PV system [9], [10]. In this paper, a simple solution is analyze to dramatically reduce the ground leakage current of a CSI7 converter used for PV systems. It is worth mentioning that the development of wide-bandgap semiconductors with bi-directional voltage blocking capability may reverse this trend in the near future, making CSI topologies even more competitive. An initial version of this work has been presented at the IEEE ECCE2018 [11], in the present version, a comprehensive study of the common mode circuit is carried out and additional results are reported.

The paper is organized as follows: Section [II](#page-1-0) describes the CSI7 topology, Section III shows the novel approach for ground leakage current reduction. A performance comparison between CSI and CSI7 is shown in Section [IV.](#page-2-0) Section [V](#page-2-1) explains the design criteria and Sections [VI](#page-3-0) and [VII](#page-6-0) present the results.

# <span id="page-1-0"></span>**II. CSI7 TOPOLOGY**

Figure [1](#page-1-1) shows the CSI7 topology, where an additional device is added to the full-bridge with respect to the traditional CSI topology.



<span id="page-1-1"></span>**FIGURE 1.** Schematic of CSI7 topology.

As for the three-phase VSI, there are six admissible active space vectors (SV), but there are three zero vector, obtained by causing a leg short circuit with one of the three legs. Although these are admissible states also for the CSI7 topology, the main advantage is to employ S7 to generate the zero vector. In this way, the conduction losses during the zero state are dramatically reduced (only one device carrying the current instead of four). If a sizeable amount of reactive power must be processed by the converter (as per some grid regulations), the voltage over S7 could be reversed, causing the body diode to switch on. If this operation can happen, a series diode must be introduced to S7.

A degree of freedom of the Space Vector Modulation (SVM) is to select the sequence of the active and zero states. It has been shown in [9] that he alternated SVM (in Figure [2\)](#page-1-2) allows improving both the ground leakage current both the grid power quality. By alternating the sequences during the odd and even sextant, it is possible to reduce harmonic excitation of the output filter, improving the power quality.



<span id="page-1-2"></span>**FIGURE 2.** Alternated SVM.



<span id="page-1-3"></span>**FIGURE 3.** Schematic of CSI7 topology with integrated  $i_{CM}$  return path.

# **III. CSI7 TOPOLOGY WITH COMMON-MODE RETURN PATH**

Figure [3](#page-1-3) shows the modified connection to the midpoint of the DC input voltage through two capacitors *Cmid* with the objective of reducing the ground leakage current. A similar approach has been attempted for a single-phase VSI converter in [8]. In the present manuscript, no additional common mode chokes are necessary and the solution is customized for a three-phase CSI. Advantages and disadvantages of this kind of approach will be analyzed in this section.

In order to carry out the analysis, a new definition of common mode voltage will be used:  $V_{cmZC}$  is the common mode voltage at the zero current condition. This modification is necessary, because, differently from the case of the VSI, the common mode voltage of the CSI depends on the actual current.

For completeness sake, the presence of two *Cmid* is not mandatory, as the return path could also be directly connected to each of the sides of the input capacitors. Objective of the following sections is to guide the engineers in the design of *Cmid* so that an acceptable leakage current reduction as well as the minimization of the circulating current of the converter can be achieved.

As reported in the scientific literature, the high frequency content of the common mode voltage determines a ground leakage current to flow through the parasitic capacitance of the PV panels [12]

According to literature, in CSI the *vcm* can be calculated by using the star point of the three-phase grid voltage as voltage reference,  $[1]$ ,  $[13]$ , resulting in eq. $(1)$ .

<span id="page-1-4"></span>
$$
v_{cm} = \frac{V_{P0} + V_{N0}}{2} \tag{1}
$$

As anticipated and shown in eq. [\(1\)](#page-1-4), *vcm* depends on the value of  $i_{cm}$ . For this reason, the quantity  $v_{cmZC}$  (identifies the  $v_{cm}$  signal with zero  $i_{cm}$ ) will be used for the analysis.



<span id="page-2-2"></span>**FIGURE 4.** Common mode circuit of the CSI.

The common mode circuit of a grid-connected CSI converter is shown in Figure [4.](#page-2-2) The inductor *LCM* is a three-phase common-mode choke that is quite often adopted for electromagnetic interference (EMI) mitigation in off-the-shelf power converters. Because the common mode inductor is connected in series with the parasitic capacitance, an appropriate choice of the parameter must be operated, so that the the switching harmonics are at higher frequency. Having the resonance at lower frequency also allows for an improvement of the power quality, as the common mode circuit could act as a secon-order filter for the common mode voltage harmonics.



<span id="page-2-3"></span>**FIGURE 5.** Common mode circuit of CSI with integrated  $i_{CM}$  return path.

In Figure [5](#page-2-3) the common mode circuit of the CSI7 with integrated return path is depicted. As can be seen, a switch models the decoupling of the mains and the DC input when the zero vector is applied. As it appears evident from the circuit, the return path is more effective if the impedance 2*Cmid* and 3*C<sup>f</sup>* is lower than the path composed of the inductors and the parasitic capacitance. In fact, the two branches act as a current divider for the *icm*.

Although the integrated return path could be applied to any CSI-based topology, it will be shown in the next section that the magnitude of the current flowing through this additional branch could be too high.

#### <span id="page-2-0"></span>**IV. CLASSIC CSI VS CSI7 BEHAVIOR**

Figure [6](#page-3-1) shows the switches sequence for the first sextant in case of CSI topology with Alternated modulation. In case of traditional CSI topology, the zero state is applied by turning on the switches  $S_1$  and  $S_2$ , as shown in Fig[.6-](#page-3-1)1. When taking into consideration the additional return path in case of traditional CSI topology, the circuit during the zero state becomes the one shown in Fig[.8.](#page-4-0) In this figure it is possible to see that there is a circuit formed by only one of the capacitors  $C_{mid}$  and DC input inductors  $L_{DC}/2$  (due to the presence of the two diodes) and the output CL filter connected as in Fig. [8](#page-4-0) together with the grid phase voltages. Since before

the application of the zero vector the voltages across the capacitors  $C_f$  are very close to the grid phase voltages, and the voltage across every  $C_{mid}$  is equal to  $V_{DC}/2$  a large current can flow in the resulting multi-resonant circuit.

Figure [7](#page-4-1) summarizes the switches sequence for the first sextant in case of CSI7 topology with Alternated modulation. In case of CSI7 topology, the zero state is applied by turning on the additional seventh switch  $S_7$  with all the other switches off, as shown in Fig[.7-](#page-4-1)1. When introducing the additional return path, the circuit becomes the one depicted in Fig[.9.](#page-4-2) With the CSI7 topology is possible to use the return path, because during the zero state the voltages on filter capacitors don't change significantly thanks to the disconnection of the main full-bridge outputs from *C<sup>f</sup>* capacitors.

Summarizing the issues of the application of the return path, the proposed solution is only viable in case of CSI7 topologies with split input inductors, as the split input inductors limit the value of *iRP*, as it can be seen by analyzing the common-mode circuit of Fig. [5:](#page-2-3) in case of a single input inductor the equivalent impedance related to *LDC* disappears.

## <span id="page-2-1"></span>**V. CONSIDERATIONS ON DC SPLIT CAPACITANCE VALUES**

The design of the split capacitance must achieve the two objectives:

- minimization of the split capacitance to reduce the cost and weight of the converter
- reduction of the ground leakage current *icm*
- minimization of the current in the return path *iRP*

These requirements translate into the need of a considerably low impedance of the overall return path at the harmonic frequencies of *vcmZC*. It is important to highlight that the output filter  $3C_f$  is connected in series to the return path, so increasing the value of the split capacitance much above the output filter ones would lead to no additional current reduction.

The common mode impedance  $i_{cm}/v_{cmZC}(j\omega)$  of the circuit of Fig. [5](#page-2-3) is evaluated. The parameters are listed in TABLE [1](#page-5-0) and [2](#page-5-1) and the results are shown in Fig. [10.](#page-4-3)

The same parameters will be used in Section [VI](#page-3-0) for the numerical simulations.

As can be seen from the graph of Fig. [10,](#page-4-3) values in the range of uF for the return path capacitor allows for a marked attenuation, whereas increasing *Cmid* above 7 uF, there is no significant benefits. If  $C_{mid} = 0$ , it means that the CSI converter does not have a return path.

The resulting ground leakage current depends not only on the value of the common mode impedance, but also on the value of the common mode voltage *vcmZC*. For this reason, the harmonic component is evaluated in Figs [11](#page-4-4) and [12.](#page-4-5) The main switching harmonics are located at twice the switching frequency  $2f_s = 50kHz$  whereas the harmonics introduced by the space vector modulation are at 3*fgrid* .

As anticipated, the selection of the return path capacitor *Cmid* must also comply with a limitation of the return path current. The value 7 *uF* represents the optimum of



<span id="page-3-1"></span>**FIGURE 6.** Switch configuration of Classic CSI during Alternated modulation (sequence covers one half period): (1) zero vector; (2) overlap time; (3) active vector; (4) overlap time; (5) zero vector.

the capacitance size and leakage current minimization, but a lower value could be chosen to limit the magnitude of the return path current *iRP*.

### <span id="page-3-0"></span>**VI. NUMERICAL SIMULATIONS**

All the numerical simulations were carried out in Matlab - PLECS environment considering a string PV source composed by a varying number of PV modules, working under MPP condition. The same parameters of TABLE [2](#page-5-1) are used, considering 150nF/kWp as the worst case scenario, that translates into 37.5*nF* for each module.

Two sets of simulations were carried out separately, in order to assess the internal return path solution feasibility in case of different CSI topologies operated with Alternated modulation and to assess the usefulness of the developed CM equivalent circuits under the definition of *VcmZC*.

The first set of simulations is aimed at verifying the effectiveness of the proposed internal return path solution at reducing *icm* value in CSI7 topologies.

For a better modeling of the actual condition, a common mode choke with inductance equal to  $L_{cm} = 3 \times 2mH$  is considered, as explained in Section [II.](#page-1-0)

TABLE [1](#page-5-0) summarizes all the relevant simulation parameters for the power converter simulations.

A simulation comparison between three different topologies with alternated SVM is carried out in Figure [13](#page-5-2) considering the ground leakage current as benchmark: CSI, CSI7 and CSI7 with return path (CSI7+RP). Even with a visual inspection of the waveforms, it is evident that there is a significant benefit changing from a CSI topology to a CSI7 one. CSI7+RP reduces the ground leakage current even further.



<span id="page-4-1"></span>**FIGURE 7.** Switch configuration of CSI7 during Alternated modulation (sequence covers one half period): (1) zero vector; (2) overlap time; (3) active vector; (4) overlap time; (5) zero vector.



<span id="page-4-0"></span>



<span id="page-4-2"></span>**FIGURE 9.** Zero state simplified circuit in case of CSI7 topology with integrated  $i_{CM}$  return path.

Figure [14](#page-5-3) shows the phase voltage, grid current and *iRP* in the case of  $CSI7+RP$ . Return path current  $i_{RP}$  results 0.17 A (rms) with a phase current of 1.41 A (rms).

An analysis of the current flowing through the filter capacitors  $I_{C_f}$  shows that no great difference exists between the topologies.



<span id="page-4-3"></span>**FIGURE 10.** Bode Plot of  $i_{cm}/v_{cmZC}(j\omega)$  of the CSI7 with integrated return path and 8 panels.



<span id="page-4-4"></span>**FIGURE 11.**  $v_{cmZC}$  with 8 PV modules.



<span id="page-4-5"></span>FIGURE 12. FFT of  $v_{cmZC}$  with 8 PV modules.

The performance comparison considering a different number of PV modules vor the CSI7+RP is reported in Table [4.](#page-5-4) The increase of the modules implies an increase of the ground leakage current. It can be seen that this increment is non linear (more than proportional) because the increase of *CPV* reduces the effectiveness of the return path if considering the

#### **TABLE 1.** Power converter parameters.

<span id="page-5-0"></span>

Name	Value	Unit
$L_{DC}$	2	mH
$\overline{f_S}$	25	kHz
$T_{ov}$	$\overline{2}$	us
$V_{grid}$ (line-to-line)	400	$V$ (rms)
$\overline{f_{grid}}$	50	Hz
$L_f$	1.4	mH
$\overline{L}_{cm}$	$\overline{2}$	mH
$C_f$	1.5	uΕ
$R_g$	4.7	Ohm
$C_{mid}$		uF

**TABLE 2.** Nameplate values of the PV module used in simulations.

<span id="page-5-1"></span>



<span id="page-5-2"></span>**FIGURE 13.** Simulation results.  $i_{cm}$  with CSI (a), CSI7 (b) and CSI7+RP (c). PV source composed by 4 modules (1kW).

same value of *Cmid* , for different number of modules. In fact, an increased *CPV* would reduce the impedance of the grid return path compared to the internal return path.

From the same table it is possible to see that the RMS value of *iRP* is proportional to the number of PV modules due to the proportional increase of the harmonic amplitudes of *vcmZC*. The value of the return path current is always moderated.

The power losses of the devices in case of 8 PV modules, with and without the return path, were computed in PLECS environment using GW15N120H3 (15A, 1200V) MOSFET and RHRG30120 (30A, 1200V) diodes. The presence of the return path affects in no noticeable manner the power loss.

A second set of simulations was used to assess the proposed CM equivalent circuits. The applied method is a two-step process comprising a first step during which the converter operation is simulated with zero *CPV* and with the disconnection



<span id="page-5-3"></span>**FIGURE 14.** Simulation results. Voltage and current (green trace, x 100) and  $i_{RP}$  waveforms in case of CSI7+RP. PV source composed by 4 modules (1kW).

**TABLE 3.** Simulations results. Performance comparison in case of 4 PV modules.

Name				$ I_{cm}$ [A (rms)] $ I_{cf}$ [A (rms)] THD[%] $I_u I_{RP}$ [A (rms)]
CSI	950.	3.02	29.18%	-
CSI7		2.953	$0.978\%$	-
CSI7∓RPI		2.954	$0.983\%$	117

<span id="page-5-4"></span>**TABLE 4.** Simulation results summary with CSI7+RP and CSI7 (only for Icm between brackets).



of *icm* RP. The resulting *VcmZC* is measured and applied to the equivalent CM circuit (see Fig. [5](#page-2-3) by means of a controlled voltage source, in order to obtain the expected quantities *icm* and *iRP*.

A subsequent simulation of the entire converter with the specified value of *CPV* and with the connection of the additional return path is then run and the resulting same quantities are compared against each other. Since the additional return path is not technically feasible in case of traditional CSI, all the simulation were carried out only for the CSI7 topology with return path.

Figures [15](#page-6-1) and [16](#page-6-2) show respectively the *iCM* waveform and a zoomed-in view of the same: as it can be seen by comparing the results obtained with the actual converter simulation against the ones from the equivalent CM circuit, there is a very good level of agreement.

The same considerations apply in case of figs. [17](#page-6-3) and [18,](#page-6-4) that show respectively the *iRP* waveform and a zoomed-in



<span id="page-6-1"></span>**FIGURE 15.** Waveform comparison of  $I_{CM}$ : Upper trace - actual converter; lower trace - equivalent CM circuit.



<span id="page-6-2"></span>**FIGURE 16.** Zoomed-in waveform comparison of  $I_{CM}$ : Solid line - actual converter; dashed line - equivalent CM circuit.

**TABLE 5.** Experimental and simulation results comparison (simulation results between brackets).

		$CSI7$ $ CSI7+RP $ Unit	
			$\left  I_{cm} \right $ 25.3 (17) 4.5 (3.5) $ mA$ (rms)
$ I_{RP} $	n.a.		(129 (170) mA (rms))

view of the same. Comparing the results obtained with the actual converter simulation against the ones from the equivalent CM circuit results in an excellent level of agreement. The good agreement was obtained despite the neglecting of the power converter behavior during overlap times.

#### <span id="page-6-0"></span>**VII. EXPERIMENTAL VALIDATION**

A power electronics converter implementing the CSI7 and CSI7 with return path capabilities was realized and the prototype is shown in Fig. [19.](#page-7-0) The goal of the experiments is



<span id="page-6-3"></span>**FIGURE 17.** Waveform comparison of  $I_{Rp}$ : Upper trace - actual converter; lower trace - equivalent CM circuit.



<span id="page-6-4"></span>FIGURE 18. Zoomed-in waveform comparison of  $I_{Rp}$ : Solid line - actual converter; dashed line - equivalent CM circuit.

to evaluate the performance related to the ground leakage current of the different architectures. To decouple the effects of a real grid, the prototype is run in island operation. A balanced resistive load (value 252 Ohm) is used as load and the other experimental parameters match the ones used in the simulations (TABLE [1\)](#page-5-0). The DC voltage  $V_{DC} = 120V$ with a  $C_{PV} = 100nF$ . The reference current is 0.91 *A*) (rms) to match an equivalent grid voltage *Vgrid* (line-to-line)= 400 *V* (rms). Because of the intrinsic boost operation of the CSI, the input voltage must be lower than the line-to-line output voltage.

The results are shown in Figures [20](#page-7-1) and [21.](#page-7-2) A phase voltage with the ground leakage current *icm* and return path current *iRP* for both solution is shown.

Although several assumptions were made in the simulation part and several non-linear effects of the power converter



**FIGURE 19.** CSI7 power converter prototype.

<span id="page-7-0"></span>

<span id="page-7-1"></span>**FIGURE 20.** Experimental results. CSI7 topology,  $i_u(t) * R_L$  (upper trace, 200V/div.), and  $i_{cm}(t)$  (lower trace, 100mA/div.).



<span id="page-7-2"></span>**FIGURE 21.** Experimental results. CSI7+RP topology,  $i_u(t) * R_L$  (upper trace, 200V/div.),  $i_{RP}(t)$  (middle trace, 500mA/div.) and  $i_{cm}(t)$  (lower trace, 20mA/div.).

were not modeled, the mitigation of *icm* from 25.3 *mA* (rms) to 4.5 *mA* (rms) is confirmed. The current of the return path amounts to 129*mA* (rms).

In order to obtain a better agreement between simulations and experiments a better modeling of the power switches  $S<sub>x</sub>$ should be carried out. The non linear output capacitance of the power transistors and the junction capacitance of the diodes should be taken into consideration in the simulation of the entire actual converter.

#### **VIII. CONCLUSION**

This work analyzed the critical aspects of ground leakage current in CSI grid-connected converters for string photovoltaic applications.

This manuscript carried out an in-depth analysis of the ground leakage current for Current Source Inverters used in grid-connected photovoltaic applications. The proposed approach in order to study and mitigate ground leakage currents in CSI inverter comprises two areas of intervention: first is to provide an internal return path for the common mode current, then suitable CM equivalent circuits are developed to which apply the definition of *VcmZC* (common-mode voltage with zero stray capacitance).

The novelty of the proposed approach relies in the use of two additional capacitors in the DC link whose mid-point is connected to the star point of the CL output filter. The internal return path does not lose its effectiveness even when employing only one additional capacitor (of doubled capacitance) connected between the star point of the CL filter and the positive or negative terminal of the DC Source.

This creates an internal return path with lower impedance that prevents the ground leakage current from flowing into the grid.

Thorough study of the different behavior between traditional CSI and CSI7 topology demonstrated that the internal return path is technologically feasible only for CSI7 topology, due to the large *iRP* in case of traditional CSI topology.

Following the definition of *VcmZC*, different commonmode equivalent circuits for CSI and CSI7 with additional return path were developed and were validated by means of a two-step simulation process: comparing the relevant waveforms of *icm* and *iRP* of the entire converter against the ones of the simplified CM circuit resulted in an excellent agreement.

Thanks to the CSI7 topology, the internal return path is able to significantly reduce the ground leakage current. Specifically, the internal return path requires only the presence of a split input DC capacitance *Cmid* and it does not require a dedicated connection to the grid neutral conductor. In sizing *Cmid* there is a point of diminishing returns, after which the attenuation of *icm* do not improve significantly even for very large values of *Cmid* . Simulations and experimental results are in good agreement and show that the proposed solution is able to strongly reduce the ground leakage current. The expected slight increase in power losses does not substantially affect power conversion efficiency of the CSI7 converter. Accurate power losses analysis, together with a more detailed modeling of the power switches non-linear output capacitance will be the subject of future works.

#### **REFERENCES**

[1] B. Wu, *High-Power Converters and AC Drives*, 1st ed. Hoboken, NJ, USA: Wiley, 2006.

- [2] B. Sahan, A. N. Vergara, N. Henze, A. Engler, and P. Zacharias, ''A single-stage PV module integrated converter based on a low-power current-source inverter,'' *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2602–2609, Jul. 2008.
- [3] B. Sahan, S. V. Araújo, C. Nöding, and P. Zacharias, ''Comparative evaluation of three-phase current source inverters for grid interfacing of distributed and renewable energy systems,'' *IEEE Trans. Power Electron.*, vol. 26, no. 8, pp. 2304–2318, Aug. 2011.
- [4] D. Chen, J. Jiang, Y. Qiu, J. Zhang, and F. Huang, ''Single-stage three-phase current-source photovoltaic grid-connected inverter high voltage transmission ratio,'' *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7591–7601, Oct. 2017.
- [5] A. Ciocia, V. Cocina, P. Colella, P. Di Leo, E. Pons, F. Spertino, and R. Tommasini, ''Ground currents in a photovoltaic power plant: Theoretical approach and experimental tests,'' in *Proc. IEEE Manchester PowerTech*, Jun. 2017, pp. 1–6.
- [6] D. Meneses, F. Blaabjerg, O. Garcia, and J. A. Cobos, ''Review and comparison of step-up transformerless topologies for photovoltaic AC-module application,'' *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2649–2663, Jun. 2013.
- [7] L. Concari, D. Barater, A. Toscani, C. Concari, G. Franceschini, G. Buticchi, M. Liserre, and H. Zhang, ''Assessment of efficiency and reliability of wide band-gap based H8 inverter in electric vehicle applications,'' *Energies*, vol. 12, no. 10, p. 1992, 2019.
- [8] D. Dong, F. Luo, D. Boroyevich, and P. Mattavelli, ''Leakage current reduction in a single-phase bidirectional AC–DC full-bridge inverter,'' *IEEE Trans. Power Electron.*, vol. 27, no. 10, pp. 4281–4291, Oct. 2012.
- [9] E. Lorenzani, F. Immovilli, G. Migliazza, M. Frigieri, C. Bianchini, and M. Davoli, ''CSI7: A modified three-phase current-source inverter for modular photovoltaic applications,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 5449–5459, Jul. 2017.
- [10] E. Lorenzani, G. Migliazza, and F. Immovilli, ''Ground leakage current mitigation for three-phase current source inverters,'' in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Portland, OR, USA, 2018, pp. 3694–3699.
- [11] E. Lorenzani, G. Migliazza, and F. Immovilli, ''Ground leakage current mitigation for three-phase current source inverters,'' in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2018, pp. 3694–3699.
- [12] G. Buticchi, D. Barater, E. Lorenzani, and G. Franceschini, ''Digital control of actual grid-connected converters for ground leakage current reduction in PV transformerless systems,'' *IEEE Trans. Ind. Informat.*, vol. 8, no. 3, pp. 563–572, Aug. 2012.
- [13] J. Rodriguez, L. Moran, J. Pontt, R. Osorio, and S. Kouro, "Modeling and analysis of common-mode voltages generated in medium voltage PWM-CSI drives,'' *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 873–879, May 2003.



EMILIO LORENZANI (S'03–M'07–SM'18) was born in Parma, Italy, in 1976. He received the M.S. degree in electronic engineering and the Ph.D. degree in information technologies from the University of Parma, Italy, in 2002 and 2006, respectively. Since 2011, he has been with the Department of Science and Engineering Methods, University of Modena and Reggio Emilia, where he is currently an Associate Professor of electric machines and drives. He is the author or coauthor

of more than 60 technical papers. He holds five industrial patents. His research interests include power electronics for renewable energy resources, electric drives, and electric motor diagnostics.



GIOVANNI MIGLIAZZA was born in Catanzaro, Italy, in 1987. He received the Graduate degree in mechatronic engineering from the University of Modena and Reggio Emilia, in 2014, where he is currently pursuing the Ph.D. degree. Since 2019, he has been a Visiting Researcher with the University of Nottingham Ningbo China. His research interests include power electronics, converters, and electric drives.



FABIO IMMOVILLI (S'08–M'11–SM'19) received the M.S. and Ph.D. degrees in mechatronic engineering with the University of Modena and Reggio Emilia, Italy, in 2006 and 2011, respectively. In 2009, he was a Visiting Scholar with the Power Electronics, Machines and Control Group of the University of Nottingham, Nottingham, U.K. Since November 2016, he has been an Assistant Professor of electric converters, machines and drives with the Department of Sciences and

Methods for Engineering, University of Modena and Reggio Emilia, Italy. He holds two international industrial patents. His research interests include electric machine condition monitoring, electric power converters, machines for energy conversion from renewable energy sources, and thermoacoustics.



CHRIS GERADA received the Ph.D. degree in numerical modeling of electrical machines from the University of Nottingham, Nottingham, U.K., in 2005. He was a Researcher with the University of Nottingham on high-performance electrical drives and on the design and modeling of electromagnetic actuators for aerospace applications. He was appointed as a Lecturer in electrical machines in 2008, an Associate Professor in 2011, and a Professor in 2013. His core research interests

include the design and modeling of high-performance electric drives and machines. He has secured major industrial, European and U.K. grants, authored more than 200 papers and has been awarded a Royal Academy of Engineering Research Chair to consolidate research in the field. Prof. Gerada is currently an Associate Editor of the IEEE TRANSACTION ON INDUSTRY APPLICATIONS.



HE ZHANG received the B.Eng. degree from Zhejiang University, China, in 2002, and the M.Sc. and Ph.D. degrees in electrical machines from the University of Nottingham, U.K., in 2004 and 2009, respectively. He was a Research Fellow with the University. He moved to the University of Nottingham Ningbo China and be promoted to a Senior Research Fellow in 2014, and a Principal Research Fellow in 2016. He is currently the Director of the Nottingham Electrification Centre

(NEC), Power electronics, Machines and Control Research Group, University of Nottingham. His research interests include high performance electric machines and drives for transport electrification.



GIAMPAOLO BUTICCHI (S'10–M'13–SM'17) received the master's degree in electronic engineering and the Ph.D. degree in information technologies from the University of Parma, Italy, in 2009 and 2013, respectively. In 2012, he was a Visiting Researcher with the University of Nottingham, U.K. From 2014 to 2017, he was a Postdoctoral Researcher with the University of Kiel, Germany. He is currently an Associate Professor in electrical engineering with the University

of Nottingham Ningbo China. He is the author/coauthor of more than 170 scientific papers. His research interests include power electronics for renewable energy systems, smart transformer fed microgrids, and dc grids for the more electric aircraft.