

Received May 12, 2019, accepted June 20, 2019, date of publication June 26, 2019, date of current version July 18, 2019. *Digital Object Identifier 10.1109/ACCESS.2019.2924999*

Technology Computer Aided Design Study of GaN MISFET With Double P-Buried Layers

YING WANG¹, (Senior Member, IEEE), MENG-TIAN BAO¹, FEI CAO¹, JIAN-XIANG TANG¹, AND XIN LUO²

¹Key Laboratory of RF Circuits and Systems, Ministry of Education, Hangzhou Dianzi University, Hangzhou 310018, China
²National Institute of LED on Silicon Substrate, Nanchang University, Nanchang 330047, China

Corresponding author: Fei Cao (caofei@hdu.edu.cn)

This work was supported in part by the National Natural Science Foundation of China under Grant 61774052, and in part by the Excellent Youth Foundation of Zhejiang Province of China under Grant LR17F040001.

ABSTRACT In this paper, a performance-improved AlGaN-/GaN-Based metal-insulator-semiconductor field effect transistor (MISFET) with double P-buried layers MISFET (DP-MISFET) is proposed. The proposed structure is simulated, and its characteristics are analyzed by the Sentaurus TCAD tool; the results show that with a gate-drain spacing of 6 μ m, the optimized DP-MISFET can achieve high Baliga's figure of merit of 3.23 GW \cdot cm⁻² due to the modulation of the electric field distribution. Compared with the conventional MISFET (C-MISFET) with the breakdown voltage (BV) of 503.9 V and specific on-resistance ($R_{on,sp}$) of 0.63 m $\Omega \cdot$ cm², the proposed structure can achieve a better trade-off between the breakdown voltage and specific on-resistance achieving $R_{on,sp}$ and BV of 0.63 m $\Omega \cdot$ cm² and 1427 V, respectively.

INDEX TERMS P-buried layers, GaN, MISFET, Sentaurus TCAD, figure of merit.

I. INTRODUCTION

Over the past decades, the AlGaN/GaN-Based metalinsulator-semiconductor field effect transistors (MISFETs) have been attracting much attention [1]–[8] due to their excellent features, such as great properties of gallium nitride materials [9] and high electron density of a two-dimensional electron gas (2DEG) from the polarization effect [10]. Moreover, GaN HEMTs have been recognized as excellent devices for the fabrication of high efficiency power converters, since they can have very low ON- resistance, high switching speed, and high breakdown voltage [11]. However, achieving a high breakdown voltage (BV) at a low on-resistance (R_{on}) is still challenging. Over the years, many scholars and researchers have done a lot of researches to improve the characteristics of the MISFETs. For example, the field plate (FP) devices such as uniform field plates [12], multiple field plates [13], source-drain field plates [14], and floating field plates [15] were proposed to reduce the electric field peak at the gate edge and achieve the multiple electric field peaks between the gate and drain. Karmalkar et al. [16] and Duan and Yang [17] adopted the reduced surface field (RESURF) concept [18] to achieve a high breakdown voltage. The Fe-doped [19]-[21]

The associate editor coordinating the review of this manuscript and approving it for publication was Ramani Kannan.

and C-doped [22]–[24] technologies were also proposed to reduce the buffer leakage current.

Luo et al. used the P-buried layer technology to improve the breakdown voltage [25]. In the proposed SC-PBL FPs MISFET structure, the P-buried layer could fully deplete the 2DEG in channel and improve the breakdown voltage significantly. However, the P-buried layer also increased the specific on-resistance ($R_{on,sp}$) and reduced the maximum saturation current due to the decrease in 2DEG density of the channel, which degraded the forward characteristic of the device.

Hence, this paper introduces an AlGaN/GaN based MISFET with the double P-buried layers (DP-MISFET). The source-connected bottom P-buried layer (BP) can deplete the 2DEG and improve the breakdown voltage without affecting the forward characteristic due to the large distance between the BP and channel layer. The floating top P-buried (TP) layer can further improve the breakdown voltage by absorbing the lateral electric field from the drain and blocking current flowing from the source to the drain as a current blocking layer (CBL) [26] while the forward characteristic of the device is almost unchanged because the 2DEG density is not affected by the P-buried layers; meanwhile, the TP is formed by Magnesium (Mg) ion implantation in this paper.



FIGURE 1. The cross-section of: (a) C-MISFET (b) BP-MISFET, and (c) DP-MISFET.

II. STRUCTURES AND SIMULATION

The cross-section of a MISFET with the double P-buried layers (DP-MISFET) is illustrated in Fig. 1(c). To show the difference in structure between the MISFET we proposed and the conventional MISFET (C-MISFET) and the MISFET with only one bottom P-buried layer (BP-MISFET), the cross-sections of the C-MISFET and BP-MISFET are also proposed in Fig 1(a) and (b).

All these structures include an unintentionally doped Al_{0.15}Ga_{0.75}N barrier layer, an unintentionally doped GaN channel layer, a 0.4- μ m-thick GaN middle buffer layer and a 1.6- μ m-thick GaN bottom buffer layer that form the buffer layer of the MISFET, and the donor concentration is set to 1×10^{16} cm⁻³ in the buffer layers as background carriers induced by fabrication process. Besides, in middle buffer layer and bottom buffer layer, we sets an acceptor type traps at concentrations of $2e16 \text{ cm}^{-3}$ and $4e18 \text{ cm}^{-3}$, respectively, and its trap level is 1.0 eV from intrinsic fermi level. On the Si₃N₄/AlGaN interface, we also sets a donor type traps at concentrations of $5e13 \text{ cm}^{-2}$, and its trap level is 0.4 eV from intrinsic fermi level. Moreover, the silicon nitride (Si₃N₄) material is used as a gate dielectric and the passivation layers with the thicknesses of 20 nm and 100 nm, and which are also used as an isolated layer with the length of 0.1 μ m. Furthermore, the lengths of the gate field plate and drain field plate are 0.5 μ m and 0.8 μ m at first, respectively [25].

The values of the key parameters of the proposed structure are summarized in Table 1. As shown in Fig. 1(b), $L_{\rm BP}$ and $T_{\rm BP}$ are the length and thickness of the bottom P-buried layer (BP), respectively, and $N_{\rm aBP}$ is the hole concentration of the BP. In Fig. 1(c), $D_{\rm TP}$ is the spacing between the top P-buried layer (TP) and the channel layer, and $N_{\rm aTP}$ is the

TABLE 1. Simulation parameters used for device simulation.

DADAMETEDS	ALIASES	VALUES
FARAMETERS	ALIASES	VALUES
Gate-source spacing	$L_{ m sg}$	0.5 µm
Gate Length	$L_{ m g}$	0.5 µm
Gate-drain spacing	$L_{ m gd}$	6 µm
Gate field plate length	$L_{\rm gfp}$	0.5 µm
Drain field plate length	L_{dfp}	0.8 µm
Thickness of TP	T_{TP}	0.1 µm
TP and channel layer spacing	D_{TP}	0.2 µm
Thickness of BP	$T_{\rm BP}$	0.4 µm
Length of BP	$L_{\rm BP}$	4 µm
TP hole concentration	N_{aTP}	$5 \times 10^{17} \text{ cm}^{-3}$
BP hole concentration	N_{aBP}	$2 \times 10^{17} \text{ cm}^{-3}$
Barrier layer thickness	$T_{\rm bar}$	25 nm
Channel layer thickness	$T_{\rm chan}$	50 nm
Middle buffer layer thickness	$T_{\rm mid}$	0.4 µm
Bottom buffer layer thickness	$T_{\rm bot}$	1.6 µm



FIGURE 2. Schematic of fabrication process steps for proposed structure.

hole concentration of the TP. The whole concentration of both P-buried layers is set in the range from 1×10^{17} cm⁻³ to 5×10^{17} cm⁻³ [25], [27]. The thickness of the TP (T_{TP}) is set to 0.1 μ m [28]. The work function of the gate metal is set to 5.15eV [29].

The schematic of the fabrication process of the proposed structure is presented in Fig. 2.

- (a) Growing an epitaxial p-type layer on a Si substrate, this can be realized by the metal-organic chemical vapor deposition (MOCVD) using Mg as a P-type impurity [30]–[32].
- (b) Etching the right part of p-type layer through the inductively coupled plasma (ICP) process [30], [33] and then growing the bottom buffer layer, middle buffer layer, channel layer and barrier layer.
- (c) Etching the left part of the device.
- (d) Si_3N_4 is used to fill the trench and form the passivation layer.
- (e) Etching the source and drain contact.
- (f) Forming the ohmic contact of the source and drain electrode.
- (g) Etching the gate contact.



FIGURE 3. The I_D - V_{DS} characteristics from simulation and experiment validate the effectiveness of models in simulation.

- (h) Forming the p-type region by using Mg ion implantation, which can simplify the fabrication procedures by accomplishing the gate at the same time, and the depth or hole concentration are decided by the energy and dose of ion implantation [34]–[36].
- (i) Growing epitaxial Si_3N_4 as a gate dielectric and forming the gate electrode.

The TCAD Sentaurus software from the Synopsys Inc was used to simulate and optimize three different MISFETs based on the Baliga's figure of merit (*BFOM*), defined as $BFOM = V_{BK}^2/R_{on,sp}$ [37]. To get more accurate results, the physical models such as the SRH, Auger, DopingDep, high field saturation and polarization model including the Gate Dependent strain were used in the simulation. Besides, the substrate is removed for the suppression of the vertical leakage current [38]–[41]. In Fig 3, the effectiveness of these models has been proved by Luo *et al.* [29] with the experimental results [42], in which the gate-drain spacing took the value of 15 μ m. It can be seen that the simulation results as 12.8 Ω •mm of R_{ON} is fit well with the experimental results as 13.2 Ω •mm of R_{ON} .

When the breakdown performance was simulated, the Avalanche model with a dependent electric field was adopted in the simulation. The impact ionization rate was defined by [25]:

$$G = \alpha_{\rm n} n \nu_n + \alpha_{\rm p} p \nu_{\rm p} \tag{1}$$

where *n* and *p* refer to the concentration of electrons and holes, respectively, v_n and v_p refer to the saturation velocity of the electrons and the holes, respectively, and α_n and α_p are the values of the impact-ionization coefficient which relates to the electric field, and they are defined by Equation (2). The temperature dependence of the phonon gas against which carriers are accelerated is expressed by parameters γ_n and γ_p . In (2), coefficients a_n , a_p , b_n , and b_p are fitting parameters, and their values are listed in Table 2 [25], [43].

$$\alpha_{n,p} = \gamma_{n,p} a_{n,p} \exp(-b_{n,p} \gamma_{n,p}/E)$$
(2)

TABLE 2. Fitting parameters used in equation (2).

PARAMETERS	VALUES	
a _n	$2.9 \times 10^8 \text{ cm}^{-1}$	
a_{p}	$3.4 \times 10^7 \text{ V/cm}$	
b_{n}	$1.34 \times 10^8 \text{ cm}^{-1}$	
h.	$2.03 \times 10^7 \text{V/cm}$	



FIGURE 4. (a) Breakdown characteristics of C-MISFET, BP-MISFET and DP-MISFET. (b) the corresponding horizontal electric field distribution in channel 1nm below heterojunction.

III. RESULTS AND DISCUSSION

A. BASIC CHARACTERISTICS

The comparison of the breakdown characteristics and the electric field distribution of the C-MISFET, BP-MISFET, and DP-MISFET is presented in Fig. 4. The *BV* values of the C-MISFET, BP-MISFET, and DP-MISFET extracted at $I_{\rm D} = 0.1 \ \mu$ A/mm and $V_{\rm GS} = 0$ V are 503.9 V, 1237 V, and 1389 V, respectively. In the C-MISFET, the 2DEG is not completely depleted, so the electric field peak appears between the gate and drain, which limited the breakdown voltage of the device. In contrast to the C-MISFET, the bottom P-buried layer could deplete the 2DEG completely and improve *BV* of the BP-MISFET, which could flat the electric field distribution and extend the electric field distribution to the drain. In the DP-MISFET, a floating top P-buried layer was added to further improve *BV* at the cost of slight forward characteristics degradation.

As presented in Figs. 5(a)-(b), the on-resistance (R_{ON}) increased only from 8.72 Ω •mm in the C-MISFET to 8.77 Ω •mm in the optimized DP-MISFET, which was lower than 9.18 Ω •mm presented in [25], and V_{TH} increased only from 2.21 V to 2.98 V. The shift of V_{TH} was due to the higher-band energy level under the gate induced by the floating top P-buried layer [29], which also increased R_{ON} because the



FIGURE 5. (a). I_D - V_{DS} characteristics at V_{GS} = 16 V and (b) I_D - V_{GS} characteristics at V_{DS} = 10 V.



FIGURE 6. The relationship between *BV*, L_{BP} and T_{BP} while $N_{aBP} = 3 \times 10^{17} \text{ cm}^{-3}$.

eDensity under the gate was decreased from 2.79×10^{13} cm⁻² to 2.71×10^{13} cm⁻² at $V_{GS} = 16$ V. Besides, the eDensity of the 2DEG was almost unaffected because the gate and the top P-buried layer were aligned, thus, the maximum saturation current of the device is increased form 609mA/mm presented in [25] to 881mA/mm in the optimized DP-MISFET, increased by 45%, which can ensure that the device has a strong current drive capability.

B. EFFECT OF BOTTOM P-BURIED LAYER (BP)

As shown in Fig. 1(b), the P-buried layer was added to the bottom buffer. The influence on the breakdown characteristic of three key parameters, i.e., $N_{\rm aBP}$, $L_{\rm BP}$, and $T_{\rm BP}$, were analyzed through the simulations. Initially, $N_{\rm aBP}$ was set to 3×10^{17} cm⁻³.

The relationship between BV, L_{BP} , and T_{BP} is presented in Fig. 6, and these relationships also can be summarized as the relationship between BV and the distance of point A and point B (D_{AB}) in Fig. 1(b). At $T_{BP} = 0.4 \ \mu\text{m}$, when L_{BP} increased, BV also increased until the BV peak occurred at $L_{BP} = 3.6 \ \mu\text{m}$. Due to the absorbing of the electric field by the BP, the electric field line from the drain to the point A was directed, which enhanced the electric field in the body of MISFET, decreased the concentration of the electric field under the gate and modulated the electric field distribution between the gate and drain.



FIGURE 7. The relationship between Electric Field and L_{BP} while $N_{aBP} = 3 \times 10^{17} \text{ cm}^{-3}$ with (a) $T_{BP} = 0.4 \ \mu\text{m}$ (b) $T_{BP} = 1 \ \mu\text{m}$.

The results presented in Fig. 7(a) also prove that with the increase in $L_{\rm BP}$, i.e. decrease in $D_{\rm AB}$, the value of the drain electric field peak was getting higher and higher; at the same time, the value of the gate electric field peak was getting lower and lower, and the high drain electric field peak would cause avalanche breakdown to occur in advance, so the BV decrease when L_{BP} was larger than 3.6 μ m (Fig.7). On the other hand, Fig. 6 also shows that with the increase in the thickness of BP (T_{BP}) , the BV peak shifted to the left and the value of maximum BV increased only a little; however, the BV curves declined rapidly after the peak point. This phenomenon is related to the change of D_{AB} . When T_{BP} was small, about 0.1 μ m, with the increase in L_{BP}, the change of D_{AB} was not obvious. On the other hand, when $T_{\rm BP}$ was larger than 0.4 μ m, the changes of D_{AB} were particularly significant as $L_{\rm BP}$ increased. Both situations are presented in Fig.6, where one curve is almost flat, and the other curves have a distinct rise and fall.

The results presented in Fig. 7(b) also show that the peak of the gate electric field droped more rapidly at $T_{\rm BP}$ of 1 μ m than at $T_{\rm BP}$ of 0.4 μ m, which is displayed in Fig. 7(a), causing a rapid drop in the breakdown voltage. Also, if the BP layer is too thick, it would be more difficult to control the length of the BP in semiconductor fabrication procedure. In this work, the $T_{\rm BP}$ was set to 0.4 μ m. Besides, the reason for the changes of the drain electric field and gate electric field was not only related to $D_{\rm AB}$ but also to $N_{\rm aBP}$. With the aim to



FIGURE 8. The relationship between *BV*, L_{BP} and N_{aBP} while $T_{BP} = 0.4 \ \mu$ m.



FIGURE 9. The relationship between electric field and L_{BP} while $T_{BP} = 0.4 \ \mu \text{m}$ with (a) $N_{aBP} = 2 \times 10^{17} \text{ cm}^{-3}$ (b) $N_{aBP} = 5 \times 10^{17} \text{ cm}^{-3}$.

study the influence of $N_{\rm aBP}$ and $L_{\rm BP}$ on BV, more simulations were performed to provide the results necessary for further discussion; while the relationship between BV and $L_{\rm BP}$ was investigated in the previous work at $N_{\rm aBP} = 3 \times 10^{17}$ cm⁻³.

In Fig. 8, it is shown that the maximum BV was almost unchanged, but the curves declined more rapidly when N_{aBP} was large than 2×10^{17} cm⁻³. As N_{aBP} increased, the ability



FIGURE 10. The path of the leakage current of: (a) BP-MISFET (b) DP-MISFET with $N_{\rm aTP} = 5 \times 10^{17} {\rm cm}^{-3}$ and $D_{\rm TP} = 0.2 \ \mu {\rm m}$ (c) DP-MISFET with $N_{\rm aTP} = 1 \times 10^{17} {\rm cm}^{-3}$ and $D_{\rm TP} = 0.2 \ \mu {\rm m}$ (d) DP-MISFET with $N_{\rm aTP} = 5 \times 10^{17} {\rm cm}^{-3}$ and $D_{\rm TP} = 0.4 \ \mu {\rm m}$.

of BP to absorb the electric field was also getting stronger, which decreased the concentration of the electric field under the gate and caused a rapid drop in the breakdown voltage. The results presented in Fig. 9(b) prove that the peak of the gate electric field dropped more rapidly at N_{aBP} of 5×10^{17} cm⁻³ than at N_{aBP} of 2×10^{17} cm⁻³ in Fig. 9(a). Considering that *BV* dropped rapidly after the peak point at a higher N_{aBP} , which made it difficult to control L_{BP} in semiconductor fabrication procedure, N_{aBP} and L_{BP} were set to 2×10^{17} cm⁻³ and 4 μ m, respectively.

C. EFFECT OF FLOATING TOP P-BURIED LAYER (TP)

The BP is discussed in the previous section, where it is stated that breakdown voltage can fully deplete 2DEG and enhance the electric field in the body of the MISFET; however, the electric field lines points not only to the BP but also to the source, which causes the current leakage as shown in Fig 10(a), and limiting the breakdown voltage.

Therefore, a floating top P-buried layer was added to further improve the breakdown voltage without increasing $R_{\text{on,sp}}$ or complicating the fabrication process presented in Fig. 1(c).

It can be seen that the TP not only could absorb more lateral electric field but also could block the current flowing through the middle buffer layer, acting as a current blocking layer (CBL) as shown in Fig. 10(b) unlike the BP-MISFET shown in Fig. 10(a). So the leakage current could only pass through the bottom buffer layer which could suppress the



FIGURE 11. The relationship between *BV*, *R*_{on,sp} and *D*_{TP}.



FIGURE 12. The relationship between V_{TH} , $R_{\text{on,sp}}$ and D_{TP} while $N_{\text{aTP}} = 5 \times 10^{17} \text{ cm}^{-3}$.

leakage current by a higher acceptor trap. Consequently, as shown in Fig. 4, the electric field distribution and breakdown voltage were improved.

The results presented in Fig. 11 show that *BV* increased with the increase in N_{aTP} , Also, as it can be seen in Fig 10(c), the TP at lower N_{aTP} could not act as a current blocking layer, so the leakage current still could pass through the middle buffer layer; meanwhile, when the TP was far away from the channel layer, i.e., it was getting closer to the BP, the ability to block the leakage current in the middle buffer layer decreased as displayed in Fig 10(d); then, the device breakdown occurs in advance. Furthermore, the results in Fig. 11 also indicate that the highest value of *BV* was 1389 V while D_{TP} was 0.2 μ m and N_{aTP} was 5 × 10¹⁷ cm⁻³, which was higher than 1312 V in [25].

As shown in Fig. 12, the change of D_{TP} almost did not affect $R_{\text{on,sp}}$, which could guarantee good conduction characteristics, but in the other hand, V_{TH} increased when the TP got close to the gate.

Finally, we discusses and corrects the length of the drain plate, which can be seen in Fig 13(a). It shows that when L_{dfp} is equal to 0.6 μ m, the breakdown voltage and



FIGURE 13. (a) The relationship between L_{dfp} and *BV* (b) The relationship between L_{dfp} and the surface electric field distribution.

BFOM of the device can reach the maximum of 1427V and 3.23 GW•cm⁻². And Fig 13(b) shows the relationship between the length of the drain field plate and the surface electric field distribution.

IV. CONCLUSION

In this paper, we presented a high *BFOM* normally-off AlGaN/GaN MISFET with the double P-buried layers. To shows the improvement in the MISFET characteristics, we compared three different MISFETs, i.e., the C-MISFET, the BP-MISFET and the DP-MISFET, and simulated the properties of these devices using the common physical models. Moreover, we analyzed the influence of the BP and the TP by discussing and optimizing their values. The optimized MISFET exhibited a strong current drive capability, a highpower *BFOM* of 3.23 GW• cm⁻², *BV* of 1427 V, and $R_{on,sp}$ of 0.63 m Ω • cm², thus, the proposed structure showed good performance.

REFERENCES

 K. J. Chen, O. Häberlen, A. Lidow, C. L. Tsai, and T. Ueda, "GaN-on-Si power technology: Devices and applications," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 779–795, Mar. 2017.

- [2] Y.-H. Wang, Y. C. Liang, G. S. Samudra, H. Huang, B.-J. Huang, S.-H. Huang, T.-F. Chang, C.-F. Huang, W.-H. Kuo, and G.-Q. Lo, "6.5 V high threshold voltage AlGaN/GaN power metal-insulatorsemiconductor high electron mobility transistor using multilayer fluorinated gate stack," *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 381–383, Apr. 2015.
- [3] S. A. Jauss, K. Hallaceli, S. Mansfeld, S. Schwaiger, W. Daves, and O. Ambacher, "Reliability analysis of LPCVD SiN gate dielectric for AlGaN/GaN MIS-HEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 5, pp. 2298–2305, May 2017.
- [4] Y. Shi, S. Huang, Q. Bao, X. Wang, and K. Wei, "Normally OFF GaNon-Si MIS-HEMTs fabricated with LPCVD-SiN_x passivation and hightemperature gate recess," *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 614–619, Feb. 2016.
- [5] Q. Zhou, Y. Yang, K. Hu, R. Zhu, and W. Chen, "Device technologies of GaN-on-Si for power electronics: Enhancement-mode hybrid MOS-HFET and lateral diode," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 8971–8979, Nov. 2017.
- [6] M. H. Kwan et al., "CMOS-compatible GaN-on-Si field-effect transistors for high voltage power applications," in *IEDM Tech. Dig.*, Dec. 2015, pp. 17.6.1–17.6.4.
- [7] W. Huang, S. Wang, Q. Wan, N. Hu, G. Wang, and S. Zhang, "A novel AlGaN/GaN HEMTs technology for intelligent electric network application," in *Proc. Int. Conf. Comput. Appl.*, vol. 7, Oct. 2010, pp. V7-323–V7-327.
- [8] I.-H. Ji, B. Lee, S. Wang, V. Misra, and A. Q. Huang, "A new AlGaN/GaN power HFET employing partial deep trench drain structure for high voltage application," in *Proc. Wide Bandgap Power Devices Appl.*, Nov. 2015, pp. 147–149.
- [9] A. Nakajima, K. Takao, and H. Ohashi, "GaN power transistor modeling for high-speed converter circuit design," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 646–652, Feb. 2013.
- [10] S. Faramehr, K. Kalna, and P. Igić, "Modeling of 2DEG and 2DHG in i-GaN capped AlGaN/AlN/GaN HEMTs," in *Proc. Int. Conf. Microelectron. (MIEL)*, May 2014, pp. 81–84.
- [11] R. S. Pengelly, S. M. Wood, J. W. Milligan, S. T. Sheppard, and W. L. Pribble, "A review of GaN on SiC high electron-mobility power transistors and MMICs," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 6, pp. 1764–1783, Jun. 2012.
- [12] J. Li, S. J. Cai, G. Z. Pan, Y. L. Chen, C. P. Wen, and K. L. Wang, "High breakdown voltage GaN HFET with field plate," *Electron. Lett.*, vol. 37, no. 3, pp. 196–197, Feb. 2001.
- [13] H. Xing, Y. Dora, A. Chini, S. Heikman, S. Keller, and U. K. Mishra, "High breakdown voltage AlGaN-GaN HEMTs achieved by multiple field plates," *IEEE Electron Device Lett.*, vol. 25, no. 4, pp. 161–163, Apr. 2004.
- [14] W. Saito, M. Kuraguchi, Y. Takada, K. Tsuda, I. Omura, and T. Ogura, "Design optimization of high breakdown voltage AlGaN-GaN power HEMT on an insulating substrate for R_{ON}A-V_B tradeoff characteristics," *IEEE Trans. Electron Devices*, vol. 52, no. 1, pp. 106–111, Jan. 2005.
- [15] E. Bahat-Treidel, O. Hilt, F. Brunner, V. Sidorov, J. Würfl, and G. Tränkle, "AlGaN/GaN/AlGaN DH-HEMTs breakdown voltage enhancement using multiple grating field plates (MGFPs)," *IEEE Trans. Electron Devices*, vol. 57, no. 6, pp. 1208–1216, Jun. 2010.
- [16] S. Karmalkar, J. Deng, and M. S. Shur, "RESURF AlGaN/GaN HEMT for high voltage power switching," *IEEE Electron Device Lett.*, vol. 22, no. 8, pp. 373–375, Aug. 2001.
- [17] B. Duan and Y. Yang, "Breakdown voltage analysis for the new RESURF AlGaN/GaN HEMTs," *Sci. China (Inf. Sci.)*, vol. 55, no. 2, pp. 473–479, 2012.
- [18] Z. Parpia and C. A. T. Salama, "Optimization of RESURF LDMOS transistors: An analytical approach," *IEEE Trans. Electron Devices*, vol. 37, no. 3, pp. 789–796, Mar. 1990.
- [19] H.-Y. Wang, K.-D. Mai, L.-Y. Peng, Y.-H. Cheng, and H.-C. Chiu, "Effects of the Fe-doped GaN buffer in AlGaN/GaN HEMTs on SiC substrate," in *Proc. IEEE Int. Conf. Electron Devices*, Jun. 2015, pp. 645–648.
- [20] A. F. Brana, A. Jimenez, Z. Bougrioua, M. Azize, P. P. Cubilla, Y. J. F. de Bobadilla, F. Romero, M. T. Montojo, M. Verdu, J. Grajal, and E. Munoz, "Improved AlGaN/GaN HEMTs using Fe doping," in *Proc. Conf. Electron Devices*, Feb. 2005, pp. 119–121.
- [21] A. Chini, V. Di Lecce, F. Soci, D. Bisi, A. Stocco, M. Meneghini, G. Meneghesso, E. Zanoni, and A. Gasparotto, "Experimental and numerical correlation between current-collapse and fe-doping profiles in GaN HEMTs," in *Proc. Rel. Phys. Symp.*, Apr. 2012, pp. CD.2.1–CD.2.4.

- [22] M. J. Uren, M. Caesar, S. Karboyan, P. Moens, P. Vanmeerbeek, and M. Kuball, "Electric field reduction in C-doped AlGaN/GaN on Si high electron mobility transistors," *IEEE Electron Device Lett.*, vol. 36, no. 8, pp. 826–828, Aug. 2015.
- [23] Y. C. Choi, M. Pophristic, M. G. Spencer, and L. F. Eastman, "High breakdown voltage and low specific on-resistance C-doped GaN-on-sapphire HFETs for low-loss and high-power switching applications," in *Proc. IEEE Appl. Power Electron. Conf.*, Feb. 2007, pp. 1264–1267.
- [24] G. Verzellesi, L. Morassi, G. Meneghesso, M. Meneghini, E. Zanoni, G. Pozzovivo, S. Lavanga, T. Detzel, O. Häberlen, and G. Curatola, "Influence of buffer carbon doping on pulse and AC behavior of insulated-gate field-plated power AlGaN/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 35, no. 4, pp. 443–445, Apr. 2014.
- [25] X. Luo, Y. Wang, F. Cao, C.-H. Yu, and X.-X. Fei, "A breakdown enhanced AlGaN/GaN MISFET with source-connected P-buried layer," *Superlattices Microstruct.*, vol. 112, pp. 517–527, Dec. 2017.
- [26] S. Mandal, A. Agarwal, E. Ahmadi, K. M. Bhat, D. Ji, M. A. Laurent, S. Keller, and S. Chowdhury, "Dispersion free 450-V p GaN-gated CAVETs with Mg-ion implanted blocking layer," *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 933–936, Jul. 2017.
- [27] T. Cen, X. Gang, Z. Li, G. Qing, W. Tao, and S. Kuang, "Electric field modulation technique for high-voltage AlGaN/GaN Schottky barrier diodes," *Chin. Phys. B*, vol. 22, no. 10, pp. 406–411, 2013.
- [28] S. Hamady, F. Morancho, B. Beydoun, P. Austin, and M. Gavelle, "P-doped region below the AlGaN/GaN interface for normally-off HEMT," in *Proc. Eur. Conf. Power Electron. Appl.*, Aug. 2014, pp. 1–8.
- [29] X. Luo, Y. Wang, Y. Hao, F. Cao, C.-H. Yu, and X.-X. Fei, "TCAD simulation of breakdown-enhanced AlGaN-/GaN-based MISFET with electrodeconnected pin diode in buffer layer," *IEEE Trans. Electron Devices*, vol. 65, no. 2, pp. 476–482, Dec. 2018.
- [30] H. Nie, Q. Diduck, B. Alvarez, A. P. Edwards, B. M. Kayes, M. Zhang, G. Ye, T. Prunty, D. Bour, and I. C. Kizilyalli, "1.5-kV and 2.2-m Ω-cm² vertical GaN transistors on bulk-GaN substrates," *IEEE Electron Device Lett.*, vol. 35, no. 9, pp. 939–941, Sep. 2014.
- [31] J. Du, D. Liu, Z. Zhao, Z. Bai, L. Li, J. Mo, and Q. Yu, "Design of high breakdown voltage GaN vertical HFETs with p-GaN buried buffer layers for power switching applications," *Superlattices Microstruct.*, vol. 83, pp. 251–260, Jul. 2015.
- [32] J. Du, D. Liu, Z. Bai, Y. Liu, and Q. Yu, "Design of high breakdown voltage GaN-based vertical HFETs with p-GaN island structure for power applications," *Superlattices Microstruct.*, vol. 85, pp. 690–696, Sep. 2015.
- [33] D. Ji, M. A. Laurent, A. Agarwal, W. Li, S. Mandal, S. Keller, and S. Chowdhury, "Normally OFF trench CAVET with active Mg-doped GaN as current blocking layer," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 805–808, Dec. 2016.
- [34] S. Chowdhury, B. L. Swenson, and U. K. Mishra, "Enhancement and depletion mode AlGaN/GaN CAVET with Mg-ion-implanted GaN as current blocking layer," *IEEE Electron Device Lett.*, vol. 29, no. 6, pp. 543–545, Jun. 2008.
- [35] S. Chowdhury, M. H. Wong, B. L. Swenson, and U. K. Mishra, "CAVET on bulk GaN substrates achieved with MBE-regrown AlGaN/GaN layers to suppress dispersion," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 41–43, Jan. 2012.
- [36] T. J. Anderson, B. N. Feigelson, F. J. Kub, M. J. Tadjer, K. D. Hobart, M. A. Mastro, J. K. Hite, and C. R. Eddy, Jr., "Activation of Mg implanted in GaN by multicycle rapid thermal annealing," *Electron. Lett.*, vol. 50, no. 3, pp. 197–198, Jan. 2014.
- [37] E. Bahat-Treidel, F. Brunner, O. Hilt, E. Cho, J. Wurfl, and G. Trankle, "AlGaN/GaN/GaN: C back-barrier HFETs with breakdown voltage of over 1 kV and low R_{ON} × A," *IEEE Trans. Electron Devices*, vol. 57, no. 11, pp. 3050–3058, Nov. 2010.
- [38] B. Lu and T. Palacios, "High breakdown (>1500) AlGaN/GaN HEMTs by substrate-transfer technology," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 951–953, Sep. 2010.
- [39] P. Srivastava, J. Das, D. Visalli, J. Derluyn, M. van Hove, P. E. Malinowski, D. Marcon, K. Geens, K. Cheng, S. Degroote, M. Leys, M. Germain, S. Decoutere, R. P. Mertens, and G. Borghs, "Silicon substrate removal of GaN DHFETs for enhanced (<1100 V) breakdown voltage," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 851–853, Aug. 2010.
- [40] P. Srivastava, J. Das, D. Visalli, M. van Hove, P. E. Malinowski, D. Marcon, S. Lenci, K. Geens, K. Cheng, M. Leys, S. Decoutere, R. P. Mertens, and G. Borghs, "Record breakdown voltage (2200 V) of GaN DHFETs on Si with 2-μm buffer thickness by local substrate removal," *IEEE Electron Device Lett.*, vol. 32, no. 1, pp. 30–32, Jan. 2011.

- [41] P. Srivastava, J. Das, R. P. Mertens, and G. Borghs, "Silicon substrate engineered high-voltage high-temperature GaN-DHFETs," *IEEE Trans. Electron Devices*, vol. 60, no. 7, pp. 2217–2223, Jul. 2013.
- [42] M. Hua, Z. Zhang, and J. Wei, "Integration of LPCVD-SiN_x gate dielectric with recessed-gate E-mode GaN MIS-FETs: Toward high performance, high stability and long TDDB lifetime," in *IEDM Dig. Tech. Papers*, Dec. 2016, pp. 10.4.1–10.4.4.
- [43] Sentaurus Device User Guide Version I-2013.12, Synopsys, Mountain View, CA, USA, 2013.



FEI CAO received the B.S. degree in electronic science and technology and the M.S. degree in microelectronics and solid state electronics from Liaoning University, China, in 2004 and 2009, respectively, and the Ph.D. degree in material science from the Harbin Institute of Technology, China, in 2016.

For many years, she has been involved in the research of semiconductor device structure design and metallization technology. She is currently a

Lecturer with the Hangzhou Dianzi University. She has experience in semiconductor device fabrication and related performance characterization and analysis, and has accumulated a certain theoretical and experimental basis in semiconductor device metallization and interconnection technology.



YING WANG (SM'17) received the B.S. degree in microelectronics and the M.S. degree in microelectronics and solid state electronics from Liaoning University, China, in 1999 and 2002, respectively, and the Ph.D. degree in electronic science and technology from Xi'an Jiaotong University, China, in 2005.

From 2005 to 2016, he was with the Harbin Engineering University, Chinas. He became a Professor, in 2009. He is currently with the Key

Laboratory of RF Circuits and Systems Ministry of Education, Hangzhou Dianzi University, Hangzhou, China. He has rich experience in the research of microelectronic devices and integration technology, power semiconductor devices, and micro-sensor design. He has over 70 publications and is the holder of 22 patents. His current research and development interests include the advanced SiC/GaN power semiconductor devices design and simulation, the space radiation effects, and enhanced method analysis.



JIAN-XIANG TANG received the B.S. degree in electronic information engineering from Tongji Zhejiang College, China, in 2016, and the M.S. degree from Hangzhou Dianzi University, China, in 2019. His research interests include new structure and key technologies of power transistor with the third generation wide-gap semiconductor materials, and optimizing device structure and performance by theoretical analysis and simulation.



MENG-TIAN BAO received the B.S. degree in microelectronics, the M.S. degree in electronic and communication engineering, and the Ph.D. degree in information and communication engineering from Harbin Engineering University, China, in 2008, 2012, and 2019, respectively.

For many years, she has been involved in the research of semiconductor device structure design and metallization technology. She is currently a Lecturer with the Hangzhou Dianzi University.

Her current research interests include SiC power devices design and the irradiation effect analysis.



XIN LUO received the B.S. degree in microelectronics and the Ph.D. degree in information and communication engineering from Harbin Engineering University, China, in 2008 and 2019, respectively.

He is currently with the National Institute of LED on Silicon Substrate, Nanchang University, Nanchang, China, where he is researching on the advanced GaN photoelectric devices.