

Received February 23, 2019, accepted March 21, 2019, date of publication March 27, 2019, date of current version April 13, 2019.

Digital Object Identifier 10.1109/ACCESS.2019.2907524

# Implementation of a Low Noise Amplifier With Self-Recovery Capability

YANCHEN LIU<sup>1</sup>, CAIZHI ZHANG<sup>1</sup>, TUPEI CHEN<sup>2</sup>, (Member, IEEE), DEYU KONG<sup>1</sup>,  
RUI GUO<sup>1</sup>, J. J. WANG<sup>1</sup>, YUANCONG WU<sup>1</sup>, S. G. HU<sup>1</sup>, L. M. RONG<sup>1</sup>,  
QI YU<sup>1</sup>, (Member, IEEE), AND YANG LIU<sup>1</sup>, (Member, IEEE)

<sup>1</sup>State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China

<sup>2</sup>School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore 639798

Corresponding author: Yang Liu (yliu1975@uestc.edu.cn)

This work was supported in part by the National Natural Science Foundation of China (NSFC) under Project 61774028 and Project 61771097, and in part by the Fundamental Research Funds for the China Central Universities under Project ZYGX2016Z007.

**ABSTRACT** In this paper, an RF low noise amplifier (LNA) with self-recovery capability has been designed and implemented. A degradation model of hot carrier injection (HCI) of n-channel MOSFETs is proposed to simulate the aging process of the RF circuits, and a method for monitoring the HCI degradation in the RF circuits has been developed. Self-recovery mechanism of the LNA is triggered automatically by monitoring the HCI degradation to compensate for the HCI degradation. With the self-recovery capability, the LNA can maintain its performance under HCI stress over time. The proposed LNA has been fabricated with a 0.13  $\mu\text{m}$  CMOS technology and the self-recovery capability has been experimentally demonstrated.

**INDEX TERMS** LNA, HCI, self-recovery, self-monitoring, built-in compensation, degradation model.

## I. INTRODUCTION

In recent years, the popularity of mobile communications has promoted the rapid development of RF circuits. At the same time, chip manufacturing technologies are also rapidly advancing, and more and more RF circuits and digital circuits are integrated on the same chip. As a result, reliability of the RF circuits has become an important concern.

With decrease of transistor geometry size and increase of operating frequency, aging problems of the RF circuits have become more and more severe. Many previous studies have discussed various aging mechanisms and their negative impacts on the circuits. Common aging mechanisms for MOSFETs include hot carrier injection (HCI) [1]–[3], oxide breakdown (OBD) [4]–[6] and negative bias temperature instability (NBTI) [7]–[9]. The influence of HCI on CMOS low noise amplifier (LNA) performance was analyzed in [10]. The authors concluded that HCI reduces the transconductance of transistors, leading to decrease of the gain of LNA and increase of the noise figure. The influence of NBTI on LNA and Voltage Controlled Oscillator (VCO) were reported in [11]. The above research shows that the performance

parameters of the RF circuits can be significantly affected by HCI and NBTI.

Models for the aging mechanisms of RF circuits have been reported in literature in detail. In this paper, we employ these models to design a 2.4 GHz LNA with self-recovery capability using the self-monitoring and built-in compensation technology. Once the monitoring circuit detects noticeable performance degradation of the RF circuit, the performance recovery of the RF circuit is realized by a built-in compensation circuit. The self-monitoring circuit and built-in compensation circuit should be designed together with the RF circuit to facilitate the degradation monitoring and performance recovery.

A suitable HCI degradation model is employed to describe the degradation of the key transistors used in the LNA. By monitoring the DC status of the LNA, it can be determined whether to start the biasing or transconductance ( $g_m$ ) compensation process. With the self-recovery capability, the performance of the LNA can be maintained after a long time of HCI stress.

In this paper, we will present the design of the power-constrained simultaneous noise and input matching (PCSNIM) LNA followed by the techniques for the HCI degradation monitoring and self-recovery realization.

The associate editor coordinating the review of this manuscript and approving it for publication was Nagendra Prasad Pathak.




FIGURE 1. Schematic of PCSNIM LNA with a 50 Ω output buffer.

TABLE 1. Specifications of low noise amplifier.

Specifications	$S_{11}$	$S_{21}$	$S_{22}$	NF
Targets	$< -10dB$	$> 18dB$	$< -10dB$	$< 1.5dB$
Simulation Results	$-16dB$	$19.8dB$	$-12dB$	$1.05dB$




FIGURE 2. Simulation results of the PCSNIM LNA.

Experimental results are shown to prove the effectiveness of the methodology proposed in this paper.

## II. LNA DESIGN

The LNA topology is presented in Figure 1. The power-constrained simultaneous noise and input matching (PCSNIM) technique is used [12]. The inductive degenerated cascode structure is commonly used in narrow band applications [13], [14]. It is composed of cascoded transistors  $M_1$  and  $M_2$  to obtain a high gain, a  $L_{load} C_{load}$  tank resonator to tune the gain at 2.4 GHz. Inductors  $L_g$  and  $L_s$  and capacitor  $C_{ex}$  are used to provide the input match; while a 50 Ω output buffer is used for measurement [15]–[17].

Using the above topology, the 50 Ω input match is obtained without adding noise to the design [18]. This is realized by carefully selecting the input inductor  $L_g$ , the degenerated inductor  $L_s$ , the extra capacitor  $C_{ex}$  and transistor  $M_1$  with desirable transconductance  $g_m$  and gate-source capacitor  $C_{gs}$ . Therefore, in the PCSNIM LNA, by adding an extra capacitor  $C_{ex}$ , the simultaneous noise and input matching (SNIM) can be achieved at a lower level of power dissipation.

Table 1 and Figure 2 present the simulation results of the LNA. The simulator used for the simulation is Spectre RF.

As can be seen in Figure 2, the LNA shows an input return loss ( $S_{11}$ ) of  $-16$  dB, gain ( $S_{21}$ ) of 19.8 dB, output return loss ( $S_{22}$ ) of  $-12$  dB and noise figure (NF) of 1.05 dB, respectively, at 2.4 GHz.

## III. SELF-RECOVERY CIRCUIT DESIGN

The LNA with self-recovery capability based on the degradation monitoring and compensation technique is described in this section. With this technique, the HCI degradation of transistors is monitored, and a mechanism to compensate for the  $g_m$  shift caused by the degradation is employed to maintain the LNA performance.

### A. MODEL OF NMOS AGING BY HCI

The continuous development of CMOS technology inevitably leads to a variety of reliability problems, such as hot carrier injection (HCI), which is prominent in NMOS devices [19]–[22]. When the gate of NMOS is switched on, HCI generates interface traps at the  $Si/SiO_2$  interface near the drain terminal, which leads to an increase in the threshold voltage ( $V_{th}$ ) of the MOSFETs and a decrease in the MOSFETs' channel mobility  $\mu_n$ . The degradation may lead to a significant decrease in the transconductance  $g_m$  of the transistors concerned. As the matching and gain of RF circuits are significantly affected by the drain current  $I_d$  and  $g_m$  of the transistors, the effects of HCI on RF circuits are significant. The influence of HCI on RF characteristics of single MOSFET has been studied in literatures [6], [23].

HCI can be physically described as charge generation in the region near the  $Si/SiO_2$  interface. A previous study [24] proposed a general theoretical framework, namely the R-D model, to explain this effect. The model of threshold voltage shift  $\Delta V_{th}$  and carrier mobility  $\mu_n$  as a function of HCI stress time can be expressed as follows:

$$\Delta V_{th} = \frac{q}{C_{ox}} K \sqrt{Q_i} \exp\left(\frac{E_{ox}}{E_o}\right) \exp\left(-\frac{\varphi_{it}}{q\lambda E_m}\right) t^n \quad (1)$$

$$\mu_n = \mu_{n0} / (1 + \alpha N_{it})^m \quad (2)$$

where  $N_{it} = \Delta V_{th} C_{ox} / q$  is the number of the charged interface states;  $Q_i = C_{ox}(V_{gs} - V_{th})$  is the inversion charge;  $E_{ox} = (V_{gs} - V_{th}) / t_{ox}$  is a vertical electric field (due to  $V_{gs}$ ) in the gate oxide;  $E_m = (V_{ds} - V_{dsat}) / l$  is a transverse electric field in the channel;  $E_o$  is the activation energy;  $\varphi_{it}$  is the minimum energy required for thermal electron collision ionization;  $K$  is a fitting parameter;  $n$  is the time exponent; and  $m$  is a fitting parameter for carrier mobility.

Based on the study reported in [25] we have developed a more precise degradation model of  $V_{th}$  and  $\mu_n$ . From the model  $I_d$  can be expressed as:

$$I_d = \theta \mu_{n0} C_{ox} \frac{W}{L} (V_{gs} - (V_{th} + \Delta V_{th}))^2 \quad (3)$$

$$\theta = 1 / (1 + \alpha N_{it})^m \quad (4)$$

$\theta$  is the attenuation factor of carrier mobility.

$I_d$  can further be expressed as:

$$I_d = \mu_{n0} C_{ox} \frac{W}{L} (V_{gs} - (V_{th} + \Delta V_{th}))^2 - (1 - \theta) \mu_{n0} C_{ox} \frac{W}{L} (V_{gs} - (V_{th} + \Delta V_{th}))^2 \quad (5)$$

$$= I_{d0} - (1 - \theta) I_{d0} \quad (6)$$

$$= I_{d0} - \Delta I_{d0} \quad (7)$$

HCI stress causes an increase in the threshold voltage  $V_{th}$ , leading to a decrease in the drain current.  $\Delta V_{th}$  can be seen as a “voltage source” in the Modeling language “Verilog-A”. As can be seen in Equation (7), the degradation of  $\mu_n$  could be described as a current source in “Verilog-A”, which is affected by  $\theta$  and  $I_{d0}$ . As shown in Figure 3, the aging model can be built in the SPICE environment for simulation. The simulators used for the simulation of the LNA degradation with the aging model are Spectre RF and AMS (Analog Mixed-Signal Simulation). From the aging simulation, the effect of transistor degradation on LNA performance can be revealed.




FIGURE 3. Circuit implementation of the aging model.




FIGURE 4. Simulated degradation of  $g_m$  and drain current ( $I_d$ ) versus aging time.

Figure 4 shows the simulation results of HCI degradation of transconductance  $g_m$  and drain current  $I_d$  of transistor  $M_1$  used in the LNA. As observed in Figure 4, due to the HCI effect,  $g_m$  and  $I_d$  undergone a large degradation.




FIGURE 5. Simulated performance degradation of the LNA.  $S_{21}$ ,  $S_{11}$ ,  $NF$  and  $S_{22}$  of the LNA due to HCI effect after 1 and 3 years of operation.

$g_m$  decreases by more than 30% while  $I_d$  decreases by more than 50% for HCI stress time of  $2 \times 10^8$  seconds.

Figure 5 shows the simulation results of the performance parameters of the LNA at 2.4 GHz frequency after 1-year and 3-year HCI stress. The gain ( $S_{21}$ ) of LNA decreases; the noise figure ( $NF$ ) increases; and the input return loss ( $S_{11}$ ) increases and the output return loss ( $S_{22}$ ) remains constant. After 3-year degradation, the  $S_{21}$ ,  $NF$  and  $S_{11}$  degraded 1.1 dB, 0.2 dB and 8 dB respectively. Overall, the performance of the 2.4 GHz LNA may significantly degrades under HCI stress.

### B. MONITORING AND CALIBRATION TECHNIQUE

The self-recovery capability of the LNA is realized by monitoring, calibration and compensation, as shown in Figure 6. The monitoring circuit monitors the  $I_d$  degradation and works together with the calibration circuit to control the compensation switch with the objective to keep  $I_d$  constant.

The self-recovery LNA has working mode and recovery mode as shown in Figure 7. During operation, the monitoring circuit should be activated periodically. In the working mode,




FIGURE 6. Structure of the self-recovery LNA.




FIGURE 7. Workflow of the self-recovery mechanism.

the monitoring and calibration circuit are switched off and the LNA works normally.

In the recovery mode, the current detector monitors the biasing current of LNA,  $I_{meas}$ . The current detector is designed and implemented as shown in Figure 8. This current detector requires a small series resistance on the LNA current path. The value of the resistance must be low enough to prevent a significant impact on the performance of the LNA. The series resistance of the current detector is  $1\ \Omega$ , and the bias current  $I_d$  of the LNA is  $6.4\ \text{mA}$  under normal working conditions. Therefore, the voltage drop on the series resistance  $R_{10}$  is  $6.4\ \text{mV}$ , which is much smaller than the power supply voltage of  $1.2\ \text{V}$ . The influence of the series resistance can be neglected.  $V_{bias\_p}$  and  $V_{bias\_n}$  can turn off the current




FIGURE 8. Schematic of the proposed current detector.




FIGURE 9. Output current of the current detector versus  $I_d$ .




FIGURE 10. Schematic of the proposed current comparator.

monitor under normal working condition. The characteristics of the current detector is shown in Figure 9.  $I_{meas}$  is a linear function of  $I_d$  when  $I_d$  is between  $3.2\ \text{mA}$  and  $10.31\ \text{mA}$ .

The structure of current comparator is shown Figure 10. The current comparator determines whether  $I_d$  is normal by comparing  $I_{meas}$  with  $I_{ref\_high}$  and  $I_{ref\_low}$ . We set the normal working range of the current comparator to be within  $\pm 10\%$ . Two reference currents  $I_{ref\_high}$  and  $I_{ref\_low}$  for the current comparator represent  $\pm 10\%$  variation from the measured




FIGURE 11. Output of the current comparator versus  $I_d$ .




FIGURE 14. DC current  $I_d$  versus control bits under normal operation state.




FIGURE 12. PCSNIM LNA with biasing compensation.




FIGURE 15. Circuit schematic of transistor compensation.




FIGURE 13. Circuit schematic of biasing compensation.

current  $I_{meas}$ , respectively. When  $I_{ref\_low} \leq I_{meas} \leq I_{ref\_high}$ , LNA is considered to be in the normal state. The compensation mechanism will be triggered if the current was out of the range, i.e.,  $I_{meas} < I_{ref\_low}$  or  $I_{meas} > I_{ref\_high}$ . Simulation result of the current comparator is shown in Figure 11. When  $I_{meas} < I_{ref\_low}$ ,  $I_{d\_low\_sign}$  is set to 1.2 V. On the other hand,  $I_{d\_high\_sign}$  is set to 1.2 V when  $I_{meas} > I_{ref\_high}$ .

C. COMPENSATION

A biasing compensation circuit (Figure 12), which adjusts the biasing current and  $g_m$  of transistor  $M_1$  by adjusting the biasing voltage of transistor  $M_1$ , and thus realizing the performance compensation. The biasing circuit is shown in Figure 13. It consists of a current mirror controlled by a reference current plus switch. By gradually turning on the current mirror  $M_{31}$ - $M_{36}$ , a biasing current change of 1-1.97 times can

be achieved. We use the  $M_{31}$ - $M_{36}$  current mirrors according to the 6-bit binary code. The  $M_{31}$  weight is the largest, and the  $M_{36}$  weight is the smallest. A binary-weighted current source can determine the total biasing current. The simulation of biasing current is shown in Figure 14.

The biasing compensation has a limit. It can only compensate for the shift of the threshold voltage, but it cannot compensate for the decrease of the carrier mobility. With the transistor aging, the biasing voltage increases progressively, causing the static operating point of the transistor enter into the unsaturated region. Then the biasing method cannot be used for compensation. In this case, the method of transistor replacement is used in this work. When the biasing compensation fails to compensate the current to the normal level, the replacement transistor will be turned on, and thus the performance of LNA will be compensated. The circuit schematic of the transistor compensation is shown in Figure 15. At the beginning, transistors  $M_1$  and  $M_2$  are on, while  $M_{38}$  and  $M_{39}$  are off. When the switch of the transistor compensation is turned on,  $M_1$  and  $M_2$  are off, while  $M_{38}$  and  $M_{39}$  are on. The simulation result of the LNA with the transistor replacement compensation circuit is shown in Figure 16. The transistor replacement compensation circuit almost has no effect on the performance of the LNA.

The collaborative workflow of monitoring, calibration and compensation is shown in Figure 7. The calibration circuit will select the best control bits for the compensation circuit to ensure the LNA is in the normal state. The simulation results of the LNA biasing current  $I_d$  and  $g_m$  of transistor  $M_1$  are shown in Figure 17. As can be seen in Figure 17,  $g_m$  and  $I_d$




FIGURE 16. Simulated results of LNA without and with transistor compensation.




FIGURE 17. Simulated results of  $g_m$  and  $I_d$  versus aging time with compensation.

are almost constant, and no significant degradation occurs when the compensation module is in operation. The simulated performance of the LNA is shown in Figure 18.  $S_{21}$  and  $NF$  remain 19.8 dB and 1.05 dB respectively.  $S_{11}$  fluctuates between  $-16$  dB and  $-14$  dB. To summarize,  $S_{11}$ ,  $S_{21}$ , and  $NF$  of LNA do not deteriorate significantly after the monitoring recovery circuit turns on.

#### IV. MEASUREMENT RESULTS

The proposed self-recovery capability was verified on a 2.4 GHz CMOS LNA manufactured with a 130 nm CMOS technology. Figure 19 shows the die photograph of the LNA with the monitoring and self-recovery circuits. The chip area is  $1.14 \text{ mm} \times 0.82 \text{ mm}$ . Accelerated aging tests at a high temperature with voltage overstress [26], [27] were carried out. The chips were stressed with the bias voltage of 1.44 V, which is 120% of the supply voltage, at the temperature of  $120^\circ\text{C}$




FIGURE 18. Simulated results of  $S_{21}$ ,  $S_{11}$  and  $NF$  versus aging time.




FIGURE 19. Die photograph of the LNA with self-monitoring and self-recovery circuits.

for 400 hours. The measurement results of the fabricated chips are summarized in Table 2.

The degradation and compensation experimental results of LNA are shown in Figure 20. As can be seen in Figure 20, after 400 hours of stress, without the compensation mechanism, the parameters including  $S_{21}$ ,  $S_{11}$ , and  $NF$  of LNA have undergone a significant degradation, i.e.,  $S_{21}$ ,  $S_{11}$ , and  $NF$  deteriorates 1.9 dB, 6.1 dB and 0.57 dB respectively.

TABLE 2. Summary of chip measurements.

Technology	GSMC 7RF 130nm CMOS
Power Supply(nominal/stressed)	1.2 V / 1.44 V
Temperature(nominal/stressed)	27 °C / 120 °C
$S_{11}$ (nominal/stressed)	-14.2 dB / -8.1 dB
$S_{21}$ (nominal/stressed)	18.2 dB / 16.3 dB
$NF$ (nominal/stressed)	1.45 dB / 2.02 dB
$S_{22}$ (nominal/stressed)	-12.1 dB / -12.1 dB
Power consumption(nominal/stressed)	8.07 mW / 3.75 mW
Chip area	1.14 mm*0.82 mm




FIGURE 20. Experimental demonstration of the compensation effect of the proposed self-recovery technique.  $S_{21}$ ,  $S_{11}$  and  $NF$  of the LNA.

However, when the monitoring and recovery circuits are turned on,  $S_{21}$ ,  $S_{11}$ , and  $NF$  of LNA remain almost constant, showing the excellent self-recovery capability.

V. CONCLUSION

In this paper, we propose a LNA having the self-recovery capability to counter the HCI degradation. The self-recovery module has both the degradation monitoring and compensation functions. The compensation function can be triggered automatically based on the result of the monitoring process. With the self-recovery capability, the performance of LNA can be maintained over time under HCI stress. This technique has been proved to be efficient by the experiment carried out with the LNA fabricated with a 0.13  $\mu\text{m}$  CMOS process.

REFERENCES


[1] G. Gielen et al. "Emerging yield and reliability challenges in nanometer CMOS technologies," in *Proc. Design, Autom. Test Eur.*, Mar. 2008, pp. 1322–1327.  
 [2] E. Xiao, J. S. Yuan, and H. Yang, "CMOS RF and DC reliability subject to hot carrier stress and oxide soft breakdown," *IEEE Trans. Device Mater. Rel.*, vol. 4, no. 1, pp. 92–98, Mar. 2004.

[3] A. Sadat, Y. Liu, C. Yu, and J. S. Yuan, "Analysis and modeling of LC oscillator reliability," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 1, pp. 119–126, Mar. 2005.  
 [4] L. Larcher, D. Sanzogni, R. Brama, A. Mazzanti, and F. Svelto, "Oxide breakdown after RF stress: Experimental analysis and effects on power amplifier operation," in *Proc. IEEE Int. Rel. Phys. Symp.*, Mar. 2006, pp. 283–288.  
 [5] H. Yang, J. S. Yuan, Y. Liu, and E. Xiao, "Effect of gate-oxide breakdown on RF performance," *IEEE Trans. Device Mater. Rel.*, vol. 3, no. 3, pp. 93–97, Sep. 2003.  
 [6] P. M. Ferreira, H. Petit, and J.-F. Naviner, "CMOS 65 nm wideband LNA reliability estimation," in *Proc. Joint IEEE North-East Workshop Circuits Syst. TAISA Conf.*, Jun./Jul. 2009, pp. 1–4.  
 [7] H. Luo et al., "Circuit-level delay modeling considering both TDDDB and NBTI," in *Proc. 12th Int. Symp. Qual. Electronic Design*, Mar. 2011, pp. 1–8.  
 [8] N. K. Jha, P. S. Reddy, D. K. Sharma, and V. Ramgopal Rao, "NBTI degradation and its impact for analog circuit reliability," *IEEE Trans. Electron Devices*, vol. 52, no. 12, pp. 2609–2615, Dec. 2005.  
 [9] X. Li, J. Qin, and J. B. Bernstein, "Compact modeling of MOSFET wearout mechanisms for circuit-reliability simulation," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 1, pp. 98–121, Mar. 2008.  
 [10] S. Naseh, M. J. Deen, and C.-H. Chen, "Effects of hot-carrier stress on the performance of CMOS low-noise amplifiers," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 3, pp. 501–508, Sep. 2005.  
 [11] B. Zhao, Y. Wang, H. Yang, and H. Wang, "The NBTI impact on RF front end in wireless sensor networks," in *Proc. IEEE Circuits Syst. Int. Conf. Test. Diagnosis*, Apr. 2009, pp. 1–4.  
 [12] T.-K. Nguyen, C.-H. Kim, G.-J. Ihm, M.-S. Yang, and S.-G. Lee, "CMOS low-noise amplifier design optimization techniques," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 5, pp. 1433–1442, May 2004.  
 [13] C.-S. Wang, W.-C. Li, and C.-K. Wang, "A multi-band multi-standard RF front-end IEEE 802.16a for IEEE 802.16a and IEEE 802.11 a/b/g applications," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 4, May 2005, pp. 3974–3977.  
 [14] V. Vidojkovic, J. van der Tang, E. Hanssen, A. Leeuwenburgh, and A. van Roermund, "Fully-integrated DECT/Bluetooth multi-band LNA in 0.18  $\mu\text{m}$  CMOS," in *Proc. IEEE Int. Symp. Circuits Syst.*, vol. 1, May 2004, p. I-565.  
 [15] M. Du and H. Lee, "An integrated speed- and accuracy-enhanced CMOS current sensor with dynamically biased shunt feedback for current-mode buck regulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 10, pp. 2804–2814, Oct. 2010.  
 [16] M. Y. Sun et al., "3–10 GHz ultra-wideband LNA with continuously variable gain for wireless communication," *Microw. Opt. Technol. Lett.*, vol. 58, no. 7, pp. 1697–1699, 2016.  
 [17] M. Y. Sun, W. M. Lim, Z. Y. Shi, Q. Yu, and Y. Liu, "3–10 GHz, 6.54-mW CMOS ultrawideband low-noise amplifier using a hybrid structure," *Microw. Opt. Technol. Lett.*, vol. 58, no. 2, pp. 293–295, 2016.  
 [18] T. Uemura, S. Lee, U. Monga, J. Choi, S. Lee, and S. Pae, "Technology scaling trend of soft error rate in flip-flops in  $1 \times \text{nm}$  bulk FinFET technology," *IEEE Trans. Nucl. Sci.*, vol. 65, no. 6, pp. 1255–1263, Jun. 2018.  
 [19] K.-L. Chen, S. A. Saller, I. A. Groves, and D. B. Scott, "Reliability Effects on MOS Transistors Due to Hot-Carrier Injection," *IEEE J. Solid-State Circuits*, vol. 20, no. 1, pp. 306–313, Feb. 1985.  
 [20] C. Hu, S. C. Tam, F.-C. Hsu, P.-K. Ko, T.-Y. Chan, and K. W. Terrill, "Hot-electron-induced MOSFET degradation—Model, monitor, and improvement," *IEEE Trans. Electron Devices*, vol. 32, no. 2, pp. 375–385, Feb. 1985.  
 [21] S. Mahapatra, D. Saha, D. Varghese, and P. B. Kumar, "On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stress," *IEEE Trans. Electron Devices*, vol. 53, no. 7, pp. 1583–1592, Jul. 2006.  
 [22] J. W. McPherson, "Reliability challenges for 45 nm and beyond," in *Proc. 43rd ACM/IEEE Design Autom. Conf.*, Jul. 2006, pp. 176–181.  
 [23] J.-T. Park, B.-J. Lee, D.-W. Kim, C.-G. Yu, and H.-K. Yu, "RF performance degradation in nMOS transistors due to hot carrier effects," *IEEE Trans. Electron Devices*, vol. 47, no. 5, pp. 1068–1072, May 2000.  
 [24] W. Wang, V. Reddy, A. T. Krishnan, R. Vattikonda, S. Krishnan, and Y. Cao, "Compact modeling and simulation of circuit reliability for 65-nm CMOS technology," *IEEE Trans. Device Mater. Rel.*, vol. 7, no. 4, pp. 509–517, Dec. 2007.


- [25] D. Chang, J. N. Kitchen, S. Kiaei, and S. Ozev, "In-field recovery of RF circuits from wearout based performance degradation," *IEEE Trans. Emerg. Topics Comput.*, to be published.
- [26] B. Li, A. Boyer, S. Bendhia, and C. Lemoine, "Ageing effect on electromagnetic susceptibility of a phase locked loop," *Microelectron. Rel.*, vol. 50, nos. 9–11, pp. 1304–1308, 2010.
- [27] M. S. Cooper, "Investigation of Arrhenius acceleration factor for integrated circuit early life failure region with several failure mechanisms," *IEEE Trans. Compon. Packag. Technol.*, vol. 28, no. 3, pp. 561–563, Sep. 2005.



**J. J. WANG** received the B.S. degree in microelectronics from the University of Electronic Science and Technology of China, Chengdu, China, where he is currently pursuing the Ph.D. degree. His current research interests include thin-film transistor, nonvolatile memory devices, and their applications in artificial intelligence.



**YANCHEN LIU** received the B.S. degree in microelectronics from the University of Electronic Science and Technology of China, Chengdu, China, where he is currently pursuing the Ph.D. degree in microelectronics. His current research interests include RF circuits design, VLSI design, and artificial neural networks.



**YUANCONG WU** received the B.S. degree in microelectronics. He is currently pursuing the Ph.D. degree with the University of Electronic Science and Technology of China, Chengdu, China. His current research interests include artificial intelligence chips and systems.



**CAIZHI ZHANG** received the B.Eng. degree in electronic science and technology from Southwest Jiaotong University, in 2015, and the M.Sc. degree in integrated circuit engineering from the University of Electronic Science and Technology of China, in 2018. His research interests include design of analog integrated circuits for low-dropout regulators, voltage references, and radio frequency front end integrated circuits in CMOS technology.



**S. G. HU** received the Ph.D. degree in microelectronics from the University of Electronic Science and Technology of China, Chengdu, China, where he has been an Associate Professor since 2016. His current research interests include neuromorphic devices, chips, and systems.



**TUPEI CHEN** has been a Faculty Member with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, since 2000. He has authored or coauthored more than 280 peer-reviewed SCI journal papers, more than 130 conference presentations, one book, and six book chapters. He has filed ten U.S. patents and 12 technology disclosures. His research interests include the applications of nanoscale materials in electronic devices, nanophotonic devices and

renewable energy, novel memory devices, memristor and its application in artificial neural networks, Si photonics, and metal oxide thin films and their applications in flexible/transparent devices.



**L. M. RONG** received the M.S. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 2003, where she is currently a Professor with the School of Microelectronics and Solid-State Electronics.



**DEYU KONG** received the B.S. degree in microelectronics from the University of Electronic Science and Technology of China, Chengdu, China, where he is currently pursuing the Ph.D. degree in microelectronics. His current research interests include VLSI design, artificial neural network algorithm, and intelligent medical systems.



**QI YU** received the Ph.D. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 2010, where he is currently a Professor and the Vice Dean of the School of Microelectronics and Solid-State Electronics.



**RUI GUO** received the B.S. degree in microelectronics from the University of Electronic Science and Technology of China, Chengdu, China, where he is currently pursuing the Ph.D. degree in microelectronics. His current research interests include frequency synthesizer design and artificial neural network algorithm.



**YANG LIU** received the B.S. degree in microelectronics from Jilin University, Changchun, China, in 1998, and the Ph.D. degree from Nanyang Technological University, Singapore, in 2005. In 2008, he joined the School of Microelectronics, University of Electronic Science and Technology of China, Chengdu, China, as a Full Professor. He has authored or coauthored more than 130 peer-reviewed journal papers and more than 100 conference papers. His current research interests include memristor neural network systems, and neuromorphic ICs. He was a recipient of the prestigious Singapore Millennium Foundation Fellowship, in 2006.