

Received November 14, 2018, accepted December 5, 2018, date of publication January 1, 2019, date of current version January 23, 2019. *Digital Object Identifier 10.1109/ACCESS.2018.2890268*

A Compact Integration of a 77 GHz FMCW Radar System Using CMOS Transmitter and Receiver Adopting On-Chip Monopole Feeder

OH-YUN KWON®[1](https://orcid.org/0000-0001-8775-7679), (Student Member, IEEE), CHENGLIN CUI², (Member, IEEE), JUN-SEONG KIM¹, (Student Member, IEEE), JAE-HYUN [PA](https://orcid.org/0000-0003-3084-6499)RK¹, (Student Member, IEEE), REEM SONG¹, (Member, IEEE), AND BYUNG-SUNG KIM^{©1}, (Member, IEEE)

¹College of Information and Communication Engineering, Sungkyunkwan University, Suwon 440-746, South Korea

²FDT Division, TLI Inc., Seongnam 405, South Korea

Corresponding author: Byung-Sung Kim (bskimice@skku.edu)

This work was supported in part by the Technology Innovation Program, Ministry of Trade, Industry, and Energy, under Grant 10051928, and in part by the Aerospace Parts Research and Development Program, Ministry of Trade, Industry, and Energy, under Grant 20002712.

ABSTRACT This paper presents 77-GHz CMOS radar transmitter and receiver chips equipped with monopole feeders for use in frequency-modulated continuous-wave radar systems. The on-chip monopole feeder can feed not only the aperture of waveguides but also the slots on planar circuits by simply attaching the chips to a printed circuit board using a low-cost non-conductive epoxy. With the aid of a high ratio multiplier and the proposed on-chip feeder, a radar system can easily be integrated without needing to use precise and expensive millimeter-wave packaging technologies. In order to experimentally confirm this, the chips integrated with waveguides are first measured and a full radar system integrated on the planar circuit is evaluated using the microstrip patch antennas. Finally, with the benefit of compact integration technology, the design of a five-channel 3-D environmental sensing radar for small-unmanned aerial vehicles is presented.

INDEX TERMS Radar, CMOS, frequency multiplier, millimeter-wave (mm-wave) packaging, on-chip feeder.

I. INTRODUCTION

Millimeter-wave (mm-wave) radar has gained an increasing amount of attention for use in various applications such as gesture recognition, noncontact vital signal detection, and 3-D imaging [1]–[3]. Especially, due to their sensing performance during day and night and under moist weather conditions, radars are mainly used for advanced driver-assistance systems in vehicles [4], [5]. In recent years, small-Unmanned Aerial Vehicles (UAVs) have attracted significant interest for use in commercial applications such as package delivery, aerial videography, surveillance, and agriculture. A required function for future commercial UAVs will be the ability to sense and avoid obstacles and other UAVs in close proximity. In recent years, X- and K-band radar based collision avoidance systems for small UAVs have been developed and demonstrated [6]–[8]. These applications require the compact integration of radar sensors with a small size, light weight, and low power.

Recent developments in CMOS technology have enabled the successful design of mm-wave transceivers for radar

sensors [9]–[12]. Though there are still improvements to be made in mm-wave CMOS systems such as, in terms of noise figure (NF), voltage-controlled oscillator (VCO) phase noise, and achievable power and efficiency, as compared to the stateof-the-art III-V compound technology or Si-Ge technology, the mass production capability of CMOS technology with its good yield and low cost makes it an extremely attractive target for commercial applications. Excluding semiconductor technology, packaging technology for reliable low-loss interconnections between the integrated circuits (ICs) and the external components, including microstrip lines and antennas, is another major challenge in the implementation of these low-cost mm-wave systems. Conventional packaging technologies use wire bonding or flip-chip assembly for interconnections. In the case of wire bonding for mm-wave applications, wedge or ribbon bonding is widely used instead of ball bonding in order to reduce the inductance of wires. Although wire bonding is cheap and easily available, its bonding length cannot be shortened infinitely, leading to bandwidth (BW) limitation or unwanted resonance caused by

wire inductances [13]–[15]. The fine and repeatable control of wire bonding is also essential, since its inductance strongly depends on the geometry of the wire.

Flip chip bonding shows good radio frequency (RF) performance, because it is both more repeatable and shorter and thicker than wire bonding, resulting in lower inductances and a wider BW in the W-band and beyond [16], [17]. However, the flip chip bonding process is more complicated and expensive than traditional methods and is also not readily available for small volume production. Beyond their pros and cons, both interconnections require accurate models for mm-wave system design and often require additional matching networks as well. On-chip antennas or on-chip mounted antennas are low cost mm-wave system integration alternatives to costly and sensitive mm-wave packaging [18]–[20]. Because of their low achievable gain and efficiency, on-chip antennas on lossy silicon substrate are considered to be suitable for short range applications.

Meanwhile, waveguide transitions using electromagnetic wave coupling can serve as an alternative solution for mm-wave interconnections. Waveguide transitions in both compound and CMOS microwave ICs have been successfully developed using on-chip waveguide feeders with an E-plane split metal block [21], [22]. In a previous study in ours [23], the issues of through-silicon vias (TSV) from the chip ground to the waveguide wall along with additional back metallization that are not provided in the standard CMOS process have been resolved by using a segmented quarterwave open stub in the chip ground plane in the silicon substrate. A high manufacturing cost of waveguides, however, still makes it difficult to integrate in a multi-channel radar system. Therefore, planar mm-wave systems using microstrip antennas are currently preferred for use in low-cost multichannel applications due to their small size, light weight, and mass manufacturing capability. For the implementation of low-cost and compact mm-wave radar systems, this work presents a new chip to microstrip line interface, as well as an improved CMOS transceiver design as compared to that in our previous work [23] with the included features of good phase noise, low flicker corner frequency, and low reference frequency distribution.

The proposed 77 GHz radar module is composed of separate transmitter (Tx) and receiver (Rx) CMOS chipsets mounted on a Rogers RT/Duroid 5880 substrate as shown in Fig. 1. The 77 GHz signals are delivered from the chipset to the substrate through the proposed transition structure. The remaining low frequency signals including the modulated reference signal, IF signals, and dc biases are delivered using ball bonded wires. The Tx and Rx chipsets are designed using a 65 nm low-power RF CMOS process with 1-poly 9-metals. The RF nMOS field-effect transistors (FETs) used in the process show 126 GHz f_T and 225 GHz f_{MAX} at 250 μ A/ μ m current density.

The rest of this paper is organized as follows. Section II will present details about the design of the proposed slot-coupled chip-to-microstrip transition using an on-chip monopole

FIGURE 1. Block diagram of the proposed radar.

feeder and simulation results. Section III will explain the designs of the Tx and Rx chipsets along with their simulation and measurement results. Section IV will describe the mm-wave module implementation and their antenna pattern measurements. Section V will show system implementation and measurement results for small-UAV applications, followed by a conclusion in Section VI.

II. DESIGN OF SLOT COUPLED CHIP-TO-MICROSTRIP TRANSITION

The slot-coupled vertical microstrip transition is a wellknown structure and has been investigated for use in various configurations [24]–[26]. The conventional transition consists of three simple layers, among which the middle layer forms the shared ground plane and the slot aperture for resonant coupling. In order to utilize the slot coupling structure between the mm-wave chip and the external substrate, a top microstrip line should be formed on the chip, with the other microstrip line placed on the backside of the substrate and the slot formed on the top layer of the substrate. A crucial difference between the proposed structure and the conventional multilayered printed circuit board (PCB) lies in the feeding structure of the top microstrip line. It appears that the feeding line on the chip is driven with its own reference ground in the chip which is isolated from the ground plane of the bottom microstrip line in the substrate. Therefore, the on-chip ground reference for the feeding microstrip in the chip should be tightly connected to the ground plane of the substrate. Unfortunately, since the standard CMOS process does not provide the TSV, the vertical microstrip transition cannot be readily used in the CMOS design. In this study, the slot-coupled microstrip transition structure is newly designed for the W-band chip-to-microstrip transition using an on-chip segmented quarter-wave open stub in order to achieve low impedance between the chip ground and the substrate ground. The on-chip ground open stub has already been evaluated and successfully used for the waveguide feeder in our previous work [23].

The geometries of the proposed transition are illustrated in Fig. 2. The design was carried out using the ANSYS

FIGURE 2. Geometries of the proposed (a) on-chip feeder and ground open stub, (b) slot-coupled chip-to-microstrip transition.

3-D electromagnetic (EM) simulator. The proposed transition structure is comprised of the feeder and ground open stub formed on the silicon substrate as well as a halfwavelength $(\lambda_g/2)$ slot etched on the ground plane of the PCB substrate. A 50 Ω microstrip line is placed on the back side of the ground plane. The metal layers on the silicon used in the design of the feeder and stub are depicted in Fig. 2(a). The two lowest stacked metal layers (m1, m2) are used for the ground plane of the active circuit. The open stub uses entire copper (Cu) layers (m1-m8) in order to minimize metallic loss. The top aluminum (Al) metal layer (m9) is chosen for the feeder design since better return loss is acquired than the thick Cu layer. The chip is directly attached on the PCB board, and the feeder is placed perpendicularly at the center of the slot. Finally, the upper edge of the open stub is aligned with the lower edge of the slot, as shown in Fig. 4, along with the design parameters. As mentioned above, Rogers RT/Duroid 5880 substrates are used as PCB with a dielectric constant of 2.2, loss tangent of 0.0009, dielectric thickness of 5 mil, and Cu thickness of 18 μ m. In order to minimize substrate loss, the thickness of the silicon substrate is polished to 50 μ m as previously discussed in [23].

3-D EM simulation was performed to evaluate the performance of the proposed transition. As shown in Fig. 2(b), Port 1 is located at the feeder, and Port 2 is located at the end of the microstrip line on the PCB. The simulation model includes a microstrip line on the PCB 3 mm away from the middle of the slot. Fig. 3 shows the simulation results of the current and electric field (E-field) distributions in the xy- and xz-planes, which confirm that the slot and quasi-TEM transmission modes are both successfully excited.

FIGURE 3. EM simulation results of (a) current distribution and (b) E-field distribution of the proposed transition structure at 77 GHz.

The simulated insertion loss between Port 1 and Port 2 is 2.05 dB, and the input return losses at Port 1 and Port 2 are over 20 dB at 77 GHz, as depicted in Fig. 5(a).

Additional simulation results showed that the insertion loss of the proposed transition was decreased to 1.07 dB when using a silicon substrate with a resistivity of 100Ω cm. Therefore, if a low loss Si-substrate like the RF-SOI CMOS process is utilized, the transition loss will be drastically reduced. From 62.2 GHz to 87.1 GHz with 32.2% BW, it is confirmed that the return loss is more than 10 dB, and the insertion loss is less than 2.05 dB. This indicates that the proposed transition can feed microstrip antennas without the need for sensitive bonding, vias, or additional matching networks.

Single patch and 4×4 patch array antennas were additionally designed on the PCB in order to build the Tx and Rx system according to the detection range. A microstrip feed network was realized using a λ /4 transformer and T-junction for input impedance matching. Fig. 5(b) shows the simulated S_{11} -parameters of the antennas. The simulated 10 dB BW of the single and array antennas were 3.3 GHz and 6.1 GHz, or 4.3% and 7.9%, respectively.

In consideration of the assembling tolerance of the die attachment, additional simulations were carried out with several chip positions within 100 um misalignment in all directions. As a result, it was revealed that the misalignments along both x and y-directions increased the insertion loss by less than 0.01 dB. However, the insertion loss increased to 0.7 dB when moving backward in the y-direction, because the offset length of the feeder with respect to the ground was changed. Thus, the chip is to be carefully attached so that the upper edge of the open stub in Fig. 4 is aligned with the lower edge of the slot.

The proposed on-chip monopole feeder and ground open stub can feed both types of external components: metallic waveguides and microstrip lines. The design of the chip-towaveguide transition was additionally carried out. The design

FIGURE 4. Top and bottom views of the transition and single patch antenna with dimensions.

FIGURE 5. Simulated S-parameters of (a) the transition and (b) the transition with patch antennas.

FIGURE 6. (a) Simulation model of the chip-to-waveguide (WG) transition and (b) photograph of the fabricated module.

process is similar to that used in our previous work [23]. As shown in Fig. 6(a), an aluminum metal block is used to realize the WR-10 waveguide. The chip is attached on the waveguide aperture so as to excite the 77 GHz signal. A standard UG-38/U waveguide flange was realized at the other side

FIGURE 7. S-parameter simulation results of the waveguide transition.

FIGURE 8. E-field distribution in: (a) xy-plane and (b) xz-plane.

TABLE 1. Performance summary.

Ref.	Transition	Frequency	Insertion Loss
$[23]$	Chip (CMOS) to WG	77 GHz	1.37 dB ^a
This work	Chip (CMOS) to µ-strip (PCB) 77 GHz		2.05 dB ^{a, c}
This work	Chip (CMOS) to WG	77 GHz	1.5 dB ^a
[27]	μ -strip (PCB) to WG	84 GHz	$4-5$ dB ^{a,c}
[28]	Chip (In HEMT) to WG	320 GHz	1.3 dB $^{\rm b}$

^a Simulation result. ^b Measurement result. ^c Line loss included.

of the aperture in order to connect the input or output ports of the measurement instruments as well as waveguide-fed antennas. The reference signal for the multiplier chain and the dc bias are applied to the chip using the FR-4 PCB and bonding wires, as shown in Fig. 6(b). The Tx and Rx modules based on the waveguide transition are used to characterize the chip performance and build the long-range radar measurements in Section III-C.

In order to investigate the transition performance of the proposed structure at 77 GHz, 3-D EM simulation was performed. As shown in the inset of Fig. 7, Port 1 is located at the on-chip feeding point and Port 2 is located at the waveguide side 5 mm away from the chip. The simulated insertion loss between Port 1 and Port 2 is 1.5 dB, and the input return losses at Port 1 and Port 2 are greater than 13 dB. Fig. 8 shows the simulation results of the E-field distribution in the xy- and xz-planes, which confirm that the TE_{10} modes are successfully generated. The simulation results of the monopole feeder are summarized in Table 1 and compared with those of the previously developed mm-wave transitions.

FIGURE 9. Schematic of x28 frequency multiplier. (a) Ring oscillator. (b) Seven-push frequency multiplier. (c) Two stage push-push frequency doubler.

III. DESIGN OF FREQUENCY MULTIPLIER BASED TRANSCEIVER

A. FREQUENCY MULTIPLIER DESIGN

As discussed in Section I, for local oscillator (LO) signal generation, a frequency multiplier is used instead of phase locked loops (PLLs) for better phase noise; this is because it is easier to obtain good phase noise at mm-wave frequencies with a frequency multiplier than with PLLs [29], [30]. In this study, a $\times 28$ frequency multiplier is adopted to lower the reference signal frequency to the sufficiently low frequency of 2.75 GHz, which can be easily distributed and ball-bonded on the low-cost FR-4 PCB. The multiplier chain is similar to the $\times 10$ frequency multiplier used in our previous work [23], [31]. However, for the lower reference frequency, the higher order seven-push multiplier has been re-designed for this study. This seven-phase ring oscillator at 2.75 GHz also draws less power than the five-phase ring oscillator at 7.7 GHz. The schematic of the \times 28 frequency multiplier is depicted in Fig. 9. A differential seven-push multiplier and a two-stage push-push doubler compose the multiplier chain in order to generate a 77 GHz signal. The basic operating principle of the proposed $\times 28$ frequency multiplier is the same as that outlined in [31] and [32].

B. TX AND RX DESIGN

Fig. 10(a) shows the schematic diagram of the proposed frequency multiplier based Tx. The Tx consists of a $\times 28$ frequency multiplier and a power amplifier (PA). Moreover, in order to transmit the mm-wave signal, the on-chip monopole feeder is attached to the PA output. The PA was designed with reference to [23] and [33], which employ a cross-coupled pair and neutralization techniques. Two Tx chips, one with the feeder and one with pads, were separately designed for comparison; the results of this comparison are given in the next section.

The Rx is composed of a low noise amplifier (LNA), a passive mixer, and a $\times 28$ frequency multiplier, with a schematic shown in Fig. 10(b). The on-chip monopole feeder is coupled to the LNA through the transformer balun with a balancing capacitor C_1 [34]. The LNA consists of transformer-coupled four-stage CS amplifiers to provide sufficient gain to suppress the flicker noise of the mixer and baseband circuitry. The cross–coupled capacitors are used to neutralize the feedback capacitor C_{gd} in order to improve gain and stability [33]. The simulated LNA NF was 7.17 dB at 77 GHz. A standalone LNA with RF pads has been separately designed and fabricated for on-wafer measurement, and the results of this are shown in Fig. 11. The LNA shows a 28 dB gain at 77 GHz and a peak gain of 29.7 dB at 75.5 GHz. The 3 dB BW is 74.5-78.1 GHz and the LNA consumes 41 mA dc current.

When the beat frequency of the frequency modulated continuous wave (FMCW) radar falls below 1 MHz, the flicker corner frequency of the mixer critically affects the sensitivity of the Rx. In order to solve this issue, a passive mixer is adopted in the present design. The output current of the LNA is transformer-coupled to the mixer. The series capacitor C_{14} is used to improve the conversion from the differential output of the LNA to the single ended input to the mixer. It also ensures that the following passive mixer is biased at zero dc current. The gate-to-source voltage of the mixer switches is biased near the threshold voltage. A differential commongate (CG) amplifier using pMOS FETs is followed so as to ensure low input impedance to the mixer switches and to convert the IF current to voltage.

Die microphotographs of the Tx and Rx are shown in Fig. 12. The chip sizes of the Tx and Rx are 0.9 mm \times 1.7 mm and 0.9 mm \times 1.8 mm, respectively. The measurement results of the entire Tx and Rx will be given in the next section.

C. TX AND RX MEASUREMENT RESULTS

As mentioned in Section II, the Tx and Rx modules based on the proposed waveguide transition are prepared with the ability to connect the input or output port of measurement instruments as well as waveguide-fed antennas. First, the Tx chip with pads has been measured using on-wafer probing as a reference. A 2.75 GHz reference signal of 0 dBm power is applied to the chips and modules using the synthesized sweeper (HP, 8340B). The waveguide Tx module achieved an output power of 8.3-9.1 dBm within a lock range

FIGURE 10. Frequency multiplier based Tx and Rx chipsets equipped with on-chip monopole feeders and open stubs. (a) Tx with an on-chip monopole feeder and an open stub. (b) Rx with an on-chip monopole feeder and an open stub.

FIGURE 11. On-wafer measurement results of the standalone LNA.

FIGURE 13. Tx measurement results. (a) Output power. (b) Phase noise.

FIGURE 12. Die photographs. (a) Tx chip. (b) Rx chip.

of 75.88 to 77.56 GHz. The output power is 1-2 dB lower than that of the on-wafer measurement results, due to the loss of the transition as shown in Fig. 13(a). The 2.75 GHz reference signal shows −138.9 dBc/Hz phase noise at 1 MHz offset frequency and the 77 GHz output signal of the waveguide module achieves −108 dBc/Hz phase noise at the same offset frequency. The phase noise degradation is 30.9 dB, which is very close to the amount of the theoretical degradation of 28.9 dB. The multiplier chain and PA use 1.2 V supply voltage and the total dc power consumption is 217.2 mW.

FIGURE 14. Rx measurement results. (a) Conversion gain and IF power at 500 kHz. (b) Conversion gain versus RF frequency. (c) Noise figure.

The sub-harmonics of the 77 GHz output signal were investigated with a spectrum analyzer (Agilent, N9030A) and a W-band harmonic mixer (Agilent, 11970W), and it was confirmed to have a spur suppression better than 51 dBc.

For gain measurement, the Rx waveguide module is driven by the W-band input signal from the vector network analyzer (Anritsu, ME7838A). The IF signal of the Rx module was measured using a spectrum analyzer and an external unitygain preamplifier. The measurement results of the Rx module are shown in Fig. 14(a). The module achieves 34 dB gain for 77 GHz RF frequency and 500 kHz IF frequency. As shown in Fig. 14(b), the module has 3 dB BW of 1.6 GHz from 76-77.6 GHz RF input. The Rx NF is roughly determined by measuring the average noise power with a 50 Ω waveguide termination at the RF input using a spectrum analyzer and a low noise high gain IF preamplifier (AMETEK, Model 5113) in order to suppress the noise of the spectrum analyzer. The measured system NF is 12.7 dB at 1 MHz as shown in Fig 14(c). Although it is difficult to uniquely determine the flicker corner frequency of the receiver, it is confirmed that NF is below 15 dB down to 1 kHz, which is an improvement as compared with [23] due to the high gain LNA and passive mixer. The dc power consumption of the Rx module is 154.8 mW.

Long range detection of the radar using the proposed waveguide Tx and Rx modules was performed. The radar implementation, target, and measurement scenario are basically the same as those described in our previous work [23]. An external module composed of VCO (CRYSTECK, CVCO55CC) and PLL (Analog Device, ADF 4158) operating in a fractional mode is used to generate accurate ramp reference signals for FMCW implementation. The Tx signal has a 560 MHz BW at 77 GHz, and its measured phase noise was −103.6 dBc/Hz at 1 MHz. The commercial 24 dBi horn antenna is assembled at the waveguide flange of the Tx and Rx modules. The modules are placed about 50 cm above the ground surface.

FIGURE 15. Measured IF spectrum. (a) Outdoor range detection measurement results. (b) Loop-back test results using the 90 dB attenuating chain.

Fig. 15(a) shows the IF spectrum measured in the campus parking lot. It was clearly observed that the changing IF frequency of the reflected signal from the slowly moving target (a sedan). As specified in [35], a 16 dB signal-to-noise ratio (SNR) was used to determine the maximum detectable range. For the specified SNR, the peak of the target echo

TABLE 2. Comparison of transceiver performance.

* LNA noise figure.

was found at 121.2 kHz, which corresponded to a distance of 162.3 m from the radar. The other signals in Fig. 15(a) remained unchanged as the target was moving and therefore they were reflections from the stationary environment (trees and other cars). Assuming the radar cross section (RCS) of the vehicle as 10 m^2 at 162 m away, the received power of the proposed radar system using the radar range equation [35] and the RX gain of 34 dB is about -68.5 dBm, which is reasonably similar to the measured power of −72 dBm in Fig. 15(a) considering additional losses and uncertainty of RCS.

In addition, a loop-back test for the proposed radar system was carried out in order to evaluate the radar operation. Fig. 15(b) shows the configuration and results of the test. The inset of Fig. 15(b) depicts the measurement setup composed of a 30 dB waveguide attenuator, waveguide-to-3.5 mm coaxial adaptor, and 3.5 mm flexible coaxial cable, which shows about a 90 dB loss at 77 GHz. The IF offset due to the roundtrip delay was realized by applying two different reference frequencies. As shown in Fig. 15(b), a clear IF signal at 121 kHz was measured with a power level of −47 dBm. Considering the Tx output power of 9 dBm and the attenuation of 90 dB, the estimated Rx gain based on the loop-back test is about 34 dB, which is very close to the separately measured gain of the Rx. A performance comparison of published single-channel radar systems based on the CMOS process for 77 GHz FMCW automotive radar is presented in Table 2.

IV. PLANAR MODULE INTEGRATION AND ANTENNA PATTERN MEASUREMENTS

In this section, the integration of the planar Tx and Rx modules is discussed, and the simulation and measurement results of their radiation performances are given. As shown in Fig. 16, in order to build a planar radar system, the Tx and Rx modules were implemented using the chips and vertical transitions explained in the previous sections.

Based on the slot coupled chip-to-microstrip transition described in Section II, planar antennas with the advantages of small size and light weight can be used for the

FIGURE 16. Fabricated Tx planar modules. (a) Single patch antenna module. (b) 4×4 Patch array module.

implementation of the Tx and Rx modules. Single and array antennas have been designed and fabricated. Similar to the waveguide module implementation described in Section III-C, the IF, reference signals, and dc bias are distributed using low-frequency wire bonding. Ball bonding was adopted and the bond-wires were molded so as to ensure higher mechanical reliability, as shown in Fig. 16(b). The reference signal is applied to the module through a U.FL connector, and the dc bias is supplied by board-to-board connectors, as shown in Fig. 16(b). The total size of the array antenna module is 16.3 mm \times 24.6 mm. The chips are directly attached on the Rogers RT/Duroid 5880 PCB using low-cost non-conductive epoxy (STYCAST, A312-20) and conductive silver epoxy for comparison.

Fig. 17 shows a setup for far-field gain pattern measurement. A W-band standard horn antenna with a gain of 24 dBi

FIGURE 17. Gain pattern measurement setup.

FIGURE 18. Simulated and measured gain patterns of the integrated Tx module at 77 GHz. (a) E-plane of single patch. (b) H-plane of single patch. (c) E-plane of 4×4 patch array. (d) H-plane of 4×4 patch array.

is placed at a distance of 25 cm from the antenna under test (AUT). The AUT are placed on a rotational positioner which scans between $\pm 50^\circ$. RF absorbers are used around the setup so as to reduce unwanted reflections and standing waves. In order to measure peak gain, the system is calibrated with two identical horn antennas. The standard horn antenna is connected to the waveguide Tx module and pointed toward the already-known peak direction. Then, the received RF power is compared with that measured in the planar Tx module. The received power is detected using a Keysight W8486A power sensor combined with an N1914A power meter. The measured E- and H-plane patterns of a single antenna at 77 GHz are shown in Fig. 18 (a) and (b), respectively, which are highly consistent with simulation results. Backward radiation is further measured in order to confirm the change in front-to-back ratio (FBR) caused by the feeder and the slot. This confirms that the FBR is 11.5 dB, which is very similar to the simulated value of 11.8 dB. Fig. 18 (c) and (d) show the simulated and measured gain patterns of the array antenna, respectively.

Good agreement was observed between the simulation and measurement results for both the E- and H-planes. Due to the dynamic range of the power sensor, the FBR of the array antenna could not be measured. Based on the measurement results of the waveguide modules and planar modules, the proposed transition structure using the on-chip monopole feeder is considered to operate successfully at the W band. Additionally, a die attach using low cost insulating epoxy provides the same performance as one using costly silver epoxy, which enables simple and low-cost module integration.

V. RADAR SYSTEM IMPLEMENTATION AND MEASUREMENTS

In this section, highly compact W-band radar integration based on the proposed chip-to-microstrip transition was first performed for use in small-UAV applications.

FIGURE 19. Proposed radar system architecture.

The proposed radar system architecture for small-UAVs is shown in Fig. 19. The system consists of 77 GHz Tx and Rx modules, fabricated and verified as discussed in the previous section, as well as a baseband board, which is composed of a reference generation part and bias circuits. As described previously, the 77 GHz Tx and Rx modules are comprised of the Tx and Rx chipsets together with the proposed chipto-microstrip transition, along with patch array antennas on a Rogers RT/Duroid 5880 substrate. The 77 GHz Tx and Rx modules are connected to a modified multi-sector baseband board using board-to-board connectors. In order to reduce the size and fabrication cost of the proposed system, two independent PCBs for the baseband board are stacked together. The EM simulation was performed to evaluate the isolation characteristics between the Tx and Rx modules. The nearest Rx is 19.5 mm (5 \times λ_0 at 77 GHz) away from the Tx. The simulated isolation is about 64 dB at 77 GHz, which is sufficient to prevent Rx saturation.

The bias circuits and the multiplexer (MUX) for timeinterleaved IF signals are mounted on the first layer PCB. The second layer PCB, as shown in Fig. 19, consists of a reference generation, synthesizer part, and power dividing part for LO signals. For FMCW implementation, the reference ramp signal with a 1 ms ramp time and 20 MHz BW at 2.75 GHz

IEEE Access®

is chosen. The final transmitting FMCW signal has 1 ms ramp time and 560 MHz BW at 77 GHz.

For efficient use of multi-sector radars with reduction of power consumption and complexity of data acquisition and concurrent signal processing, the time-interleaving operation of the radars was used in this work. The regulator connected to each radar was turned on and off sequentially. Further, the reference signal was distributed using a Wilkinson power divider, and a single-pole 6-throw (SP6T) switch was used to sequentially drive the reference signal. The IF signals collected in the MUX are transmitted in a multiplexed way in a time sequence to an analog-to-digital converter (ADC). The micro controller unit (MCU) board controls the PLL synthesizer, the regulators, the switch, and the MUX using their serial to peripheral interface (SPI) and logic interface. An Arduino DUE board was used as the MCU. Moreover, the IF signals were digitized by means of an internal ADC of the MCU board. The ADC provides a 12 bit output with sampling rates of 1 MSample/s. The fixed point FFT algorithm is implemented in the MCU in order to calculate the distance. The final results from the MCU are sent to the Wi-Fi module for data transmission to ground station. As shown in Fig. 20, the entire radar system is implemented into a small-UAV (DJI, Matrice 100) so that it can sense obstacles in the four sides and the downside.

FIGURE 20. Radar system implementation for a small-UAV. (a) Side view of the UAV. (b) Proposed radar systems.

Fig. 21(a) shows the measurement scenario for the UAV to detect obstacles. The UAV was hovering at an altitude of 1 m and flying while detecting metal plates 2 m away from the UAV. The measurement results are shown in Fig. 21(b). The radar systems captured distance information between the UAV and any obstacle for all four sides, and detected its height from the ground. In Fig. 21(b), the x-axis depicts the measured range using TRx #1 and #3, while the y-axis represents the measured height using TRx #5.

FIGURE 21. Range detection measurements for a small-UAV application. (a) Experiment environment. (b) Measured ranges.

 (b)

VI. CONCLUSION

CMOS Tx and Rx chipsets adopting an on-chip monopole feeder for a 77 GHz radar system have been presented in this work. Using their high ratio multiplier and the proposed transition structure, the W-band radar system can be easily realized without the need for any complex mm-wave packaging techniques. Range detection measurements for applications in small UAVs as well as automobile were successfully demonstrated. Through the first demonstration for the UAV, it is particularly expected that the proposed compact 77 GHz radar system with a novel packaging technique can be employed to solve the problems of collision protection and indoor navigation for future UAV applications.

ACKNOWLEDGMENT

The chip fabrication and CAD tools used in this work were supported by IDEC.

REFERENCES

- [1] I. Nasr *et al.*, ''A highly integrated 60 GHz 6-channel transceiver with antenna in package for smart sensing and short-range communications,'' *IEEE J. Solid-State Circuits*, vol. 51, no. 9, pp. 2066–2076, Sep. 2016.
- [2] H.-C. Kuo *et al.*, ''A fully integrated 60-GHz CMOS direct-conversion Doppler radar RF sensor with clutter canceller for single-antenna noncontact human vital-signs detection,'' *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 4, pp. 1018–1028, Apr. 2016.
- [3] D. Bleh et al., "W-band time-domain multiplexing FMCW MIMO radar for far-field 3-D imaging,'' *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 9, pp. 3474–3484, Sep. 2017.
- [4] J. Hatch, A. Topak, R. Schnabel, T. Zwick, R. Weigel, and C. Waldschmidt, ''Millimeter-wave technology for automotive radar sensors in the 77 GHz frequency band,'' *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 3, pp. 845–860, Mar. 2012.
- [5] J. Wenger, ''Automotive radar–status and perspectives,'' in *Proc. IEEE Compound Semiconductor Integr. Circuit Symp.*, Oct./Nov. 2005, p. 4.
- [6] A. Moses, M. J. Rutherford, and K. P. Valavanis, "Radar-based detection and identification for miniature air vehicles,'' in *Proc. IEEE Int. Conf. Control Appl. (CCA)*, Sep. 2011, pp. 933–940.
- [7] W. Simon, T. Klein, and O. Litschke, ''Small and light 24 GHz multi-channel radar,'' in *Proc. IEEE Antennas Propag. Soc. Int. Symp. (APSURSI)*, Jul. 2014, pp. 987–988.
- [8] A. Moses, M. J. Rutherford, M. Kontitsis, and K. P. Valavanis, ''UAV-borne X-band radar for collision avoidance,'' *Robotica*, vol. 32, no. 1, pp. 97–114, Jan. 2014.
- [9] J. Lee, Y.-A. Li, M.-H. Hung, and S.-J. Huang, ''A fully-integrated 77-GHz FMCW radar transceiver in 65-nm CMOS technology,'' *IEEE J. Solid State Circuits*, vol. 45, no. 12, pp. 2746–2756, Dec. 2010.
- [10] T. Mitomo, N. Ono, H. Hoshino, Y. Yoshihara, O. Watanabe, and I. Seto, ''A 77 GHz 90 nm CMOS transceiver for FMCW radar applications,'' *IEEE J. Solid State Circuits*, vol. 45, no. 4, pp. 928–937, Apr. 2010.
- [11] P.-J. Peng, P.-N. Chen, C. Kao, Y.-L. Chen, and J. Lee, "A 94 GHz 3D image radar engine with 4TX/4RX beamforming scan technique in 65 nm CMOS technology,'' *IEEE J. Solid-State Circuits*, vol. 50, no. 3, pp. 656–668, Mar. 2015.
- [12] D. Guermandi et al., "A 79-GHz 2×2 MIMO PMCW radar SoC in 28-nm CMOS,'' *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2613–2626, Oct. 2017.
- [13] S. Beer *et al.*, "Design and measurement of matched wire bond and flip chip interconnects for D-band system-in-package applications,'' in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2011, pp. 1–4.
- [14] F. Alimenti, P. Mezzanotte, L. Roselli, and R. Sorrentino, ''Modeling and characterization of the bonding-wire interconnection,'' *IEEE Trans. Microw. Theory Techn.*, vol. 49, no. 1, pp. 142–150, Jan. 2001.
- [15] J. Lim, D. Kwon, J.-S. Rieh, S.-W. Kim, and S. Hwang, "RF characterization and modeling of various wire bond transitions,'' *IEEE Trans. Adv. Packag.*, vol. 28, no. 4, pp. 772–778, Nov. 2005.
- [16] A. Jentzsch and W. Heinrich, "Theory and measurements of flip-chip interconnects for frequencies up to 100 GHz,'' *IEEE Trans. Microw. Theory Techn.*, vol. 49, no. 5, pp. 871–878, May 2001.
- [17] S. Monayakul et al., "Flip-chip interconnects for 250 GHz modules," *IEEE Microw. Wireless Compon. Lett.*, vol. 25, no. 6, pp. 358–360, Jun. 2015.
- [18] K. Kang et al., "A 60-GHz OOK receiver with an on-chip antenna in 90 nm CMOS,'' *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1720–1731, Sep. 2010.
- [19] S. Yuan, A. Strodl, V. Valenta, A. Trasser, and H. Schumacher, ''Compact 120–140 GHz radar Tx/Rx sensors with on-chip antenna,'' in *Proc. IEEE Radio Wireless Symp. (RWS)*, Jan. 2014, pp. 79–81.
- [20] M. Hitzler et al., "Ultracompact 160-GHz FMCW radar MMIC with fully integrated offset synthesizer,'' *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 5, pp. 1682–1691, May 2017.
- [21] L. Samoska et al., "A submillimeter-wave HEMT amplifier module with integrated waveguide transitions operating above 300 GHz,'' *IEEE Trans. Microw. Theory Techn.*, vol. 56, no. 6, pp. 1380–1386, Jun. 2008.
- [22] H. Kunitake et al., "Design of millimeter-wave CMOS transmission-lineto-waveguide transitions,'' in *Proc. IEEE Int. Meeting Future Electron Devices, Kansai (IMFEDK)*, Jun. 2014, pp. 1–2.
- [23] C. Cui, S.-K. Kim, R. Song, J.-H. Song, S. Nam, and B.-S. Kim, ''A 77-GHz FMCW radar system using on-chip waveguide feeders in 65-nm CMOS,'' *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 11, pp. 3736–3746, Nov. 2015.
- [24] N. L. Van den Berg and L. P. B. Katehi, "Broadband vertical interconnects using slot-coupled shielded microstrip lines,'' *IEEE Trans. Microw. Theory Techn.*, vol. 40, no. 1, pp. 81–88, Jan. 1992.
- [25] C.-H. Ho, L. Fan, and K. Chang, "Slot-coupled double-sided microstrip interconnects and couplers,'' in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 1993, pp. 1321–1324.
- [26] A. A. Omar and N. I. Dib, ''Analysis of slot-coupled transitions from microstrip-to-microstrip and microstrip-to-waveguides,'' *IEEE Trans. Microw. Theory Techn.*, vol. 45, no. 7, pp. 1127–1132, Jul. 1997.
- [27] S.-J. Huang, Y.-C. Yeh, H. Wang, P.-N. Chen, and J. Lee, "W-band BPSK and QPSK transceivers with costas-loop carrier recovery in 65-nm CMOS technology,'' *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 3033–3046, Dec. 2011.
- [28] V. Radisic *et al.*, "A 10-mW submillimeter-wave solid-state poweramplifier module,'' *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 7, pp. 1903–1909, Jul. 2010.
- [29] I. Gresham et al., "A compact manufacturable 76-77-GHz radar module for commercial ACC applications,'' *IEEE Trans. Microw. Theory Techn.*, vol. 49, no. 1, pp. 44–58, Jan. 2001.
- [30] N. Mazor and E. Socher, "Analysis and design of an X-band-to-W-band CMOS active multiplier with improved harmonic rejection,'' *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 5, pp. 1924–1933, May 2012.
- [31] S.-K. Kim, C. Choi, C. Cui, B.-S. Kim, and M. Seo, "A W-band signal generation using N-push frequency multipliers for low phase noise,'' *IEEE Microw. Wireless Compon. Lett.*, vol. 24, no. 10, pp. 710–712, Oct. 2014.
- [32] S.-C. Yen and T.-H. Chu, "An Nth-harmonic oscillator using an N-push coupled oscillator array with voltage-clamping circuits,'' in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 3, Jun. 2003, pp. 2169–2172.
- [33] H. Asada, K. Matsushita, K. Bunsen, K. Okada, and A. Matsuzawa, ''A 60GHz CMOS power amplifier using capacitive cross-coupling neutralization with 16% PAE,'' in *Proc. 6th Eur. Integr. Circuit Conf. (EuMC)*, Oct. 2011, pp. 554–557.
- [34] S. Aloui, E. Kerherve, R. Plana, and D. Belot, ''RF-pad, transmission lines and balun optimization for 60GHz 65nm CMOS power amplifier,'' presented at the IEEE Radio Freq. Integr. Circuits Symp. (RFIC), Anaheim, CA, USA, May 2010.
- [35] M. I. Skolnik, *Introduction to Radar Systems*. New York, NY, USA: McGraw-Hill, 2001.

OH-YUN KWON (S'15) received the B.S. and M.S. degrees in electronic materials engineering from Kwangwoon University, Seoul, South Korea, in 2011 and 2013, respectively. He is currently pursuing the Ph.D. degree in electronic, electrical and computer engineering with Sungkyunkwan University. His current research interests include millimeter-wave circuits, antennas, and systems.

CHENGLIN CUI (S'11–M'16) received the M.S. and Ph.D. degrees in electronic, electrical and computer engineering from Sungkyunkwan University, Suwon, South Korea, in 2011 and 2016, respectively. He is currently with TLi, Inc., Seongnam, South Korea. His research interests include analog/RF/millimeter-wave CMOS integrated circuit design for communication and automotive sensing application.

JUN-SEONG KIM (S'16) received the B.S. degree in electronic materials engineering from Kwangwoon University, Seoul, South Korea, in 2014. He is currently pursuing the Ph.D. degree in electronic, electrical and computer engineering with Sungkyunkwan University. His current research interests include millimeter-wave CMOS integrated circuit design for automotive radar systems.

JAE-HYUN PARK (S'16) received the B.S. degree in semiconductor systems engineering from Sungkyunkwan University, Suwon, South Korea, in 2016, where he is currently pursuing the Ph.D. degree in electronic, electrical and computer engineering. His current research interests include millimeter-wave CMOS integrated circuit design for automotive radar systems.

REEM SONG (S'02–M'06) received the Ph.D. degree in electrical engineering from the University of Southern California at Los Angeles, Los Angeles, CA, USA, in 2006.

From 2007 to 2010, she was with Skyworks Solutions, Inc., Thousand Oaks, CA, USA, where she was a Senior Design Engineer. Since 2014, she has been with Sungkyunkwan University, Suwon, South Korea, as a Research Faculty Member, where she is involved in millimeter-wave circuits, antennas, and systems.

BYUNG-SUNG KIM (S'96–A'98–M'03) received the B.S., M.S., and Ph.D. degrees in electronic engineering from Seoul National University, Seoul, South Korea, in 1989, 1991, and 1997, respectively.

In 1997, he joined the College of Information and Communication Engineering, Sungkyunkwan University, Suwon, Gyeonggi, South Korea, where he is currently a Professor. He was a Visiting Researcher with the University of California at

Santa Barbara, in 2013. His research interests include high-frequency device modeling and RF/millimeter-wave CMOS integrated circuit design.

 $0.0.0$