

Received November 16, 2018, accepted November 24, 2018, date of publication December 4, 2018, date of current version December 31, 2018.

*Digital Object Identifier 10.1109/ACCESS.2018.2885023*

# A Resonant Gate Driver for Silicon Carbide MOSFETs

# JIANZHON[G](https://orcid.org/0000-0001-8474-2711) ZHANG<sup>@1</sup>, (Senior Member, IEEE), HAIFU WU<sup>1</sup>, JIN ZHAO<sup>1</sup>, YAQIAN ZHANG<sup>1</sup>, AND YAODONG ZHU<sup>2</sup>

<sup>1</sup> School of Electrical Engineering, Southeast University, Nanjing 210096, China <sup>2</sup> School of Mechanical and Electrical Engineering, Jiaxing University, Jiaxing 314001 China

Corresponding author: Jianzhong Zhang (jiz@seu.edu.cn)

This work was supported in part by the National Natural Science Foundation of China (NSFC) under Grant 51577025 and in part by the Zhejiang Key R&D Project under Grant 2017C01043.

**ABSTRACT** In this paper, a resonant gate driver for silicon carbide power MOSFET is proposed. This resonant gate driver contains four N-MOSFETs, a resonant inductor, and a capacitor. The proposed gate driver recycles the energy which is stored in the gate capacitor of the SiC MOSFET. The gate drive losses of the resonant gate driver are reduced greatly, and the switching frequency can reach MHz. The design and the loss analysis are introduced in this paper. Finally, the simulation model and the experimental platform of the resonant gate driver are built to validate the theoretical analysis. Both the simulation and experiment results are provided to verify the feasibility and high performance of the proposed resonant gate driver.

**INDEX TERMS** SiC MOSFET, resonant gate driver, gate drive losses, high frequency.

# **I. INTRODUCTION**

Recently, SiC MOSFET has been widely used on motor driving, switching power supply and grid-tied inverter due to the performances of high thermal conductivity, high voltage pressure and lower on-state resistance  $(R_{DS(on)})$  [1]–[5]. The SiC MOSFET may work under extremely high frequency and the switching frequency can reach MHz. However, the gate drive losses of the SiC MOSFET cannot be ignored and serious consequences such as overheating might happens to the gate drive circuit under certain high frequency applications, since the gate drive losses are proportional to switching frequency. Then the design of gate driver for the SiC MOSFET is quite important to widen and promote the applications of the wide-band power devices.

The power losses of the gate driver can be expressed as

$$
P_{gate} = Q_g(|V_{CC}| + |V_{EE}|)f_s \tag{1}
$$

where,  $Q_g$  is the total gate charge of the SiC MOSFET, *fs* is the switching frequency, *VCC* and *VEE* are the gate voltage of the SiC MOSFET during turn-on and turn-off, respectively.

The conventional gate driver of the SiC MOSFET is shown in Figure 1, where the gate drive energy is consumed on the gate resistor  $R_g$  [6], [7]. In order to reduce the gate drive losses, many schemes have been proposed using auxiliary components to recover gate energy [6]–[20]. Resonant gate driver has been put forward by using an inductor which is connected in series in drive circuit to recycle the energy [8]–[13]. This resonant gate driver can reduce the drive losses, but only positive voltage is provided and then this driver cannot switch off the SiC MOSFET reliably, especially in high frequency applications. In [14], a resonant gate driver with gate voltage feedback loop is given and can keep the gate voltage stable, but it only provides positive voltage also. The resonant gate driver with full-bridge configuration, which provide both positive and negative voltage are proposed in [15], [16]. However, the negative voltage is equal to the positive voltage, and it is not suitable to the SiC MOSFET since it only needs small negative voltage to turn off the device.

To meet the drive requirements of the SiC MOSFET, a voltage level shifting circuit is proposed in [17], where the voltage of resonant gate driver is adjusted to suitable value of the gate voltage for the SiC MOSFET. However, the gate voltage will be distorted under high switching frequency. The resonant gate drivers in [7] and [18], [19] have dual power supply, and can provide suitable drive voltage during turn-on or turnoff process for the SiC MOSFET. In [20], a capacitor is used to replace negative power supply and provide negative drive voltage. In this paper a new resonant gate driver is proposed for the SiC MOSFET, which can achieve high efficiency especially in high frequency applications.



**FIGURE 1.** The conventional gate driver of SiC MOSFET.

In this paper, the resonant gate driver is put forward and the operation principle is introduced in section II. The design and loss analysis of the resonant gate driver are discussed in section III. Section IV and Section V present the simulations and experimental validations, respectively. Finally, the conclusions are given in section VI.

#### **II. RESONANT GATE DRIVER**

The circuit structure of the proposed resonant gate driver for the SiC MOSFET is shown in Figure 2. It contains four N-MOSFETs *S*1-*S*4, resonant inductor *L<sup>r</sup>* and capacitor *C<sup>r</sup>* . Here dual power supply is adopted which is similar as [7] and [18], [19], however less reactive component is used than [7] and [18]–[20].



**FIGURE 2.** The proposed resonant gate driver.

The main waveforms in resonant gate driver are shown in Figure 3. By switching the auxiliary MOSFET *S*1-*S*<sup>4</sup> sequentially, the effective driving of SiC MOSFET can be realized. Figure 4 shows the operation modes of the resonant gate driver, where total 8 modes are shown during a switching cycle. Eight modes appear in sequence according to the order of time  $t_0$ - $t_7$ , as shown in Figure 4(a)-(h). The details of these modes are discussed as follows.

*Mode 1 [t*<sub>0</sub>-t<sub>1</sub>]: Prior  $t_0$ ,  $S_2$  is on and  $S_1$  is off. At that time, the gate voltage of the SiC MOSFET  $(V_{GS})$  is clamped at *VEE*. At *t*0, *S*<sup>3</sup> turns on under zero current switching (ZCS).  $C_r$  begins to pre-charge  $L_r$  as a stable



**FIGURE 3.** The timing sequence of resonant gate driver.



**FIGURE 4.** Operation modes of resonant gate driver. (a) Mode 1,  $t_0$ - $t_1$ . (b) Mode 2,  $t_1$ - $t_2$ . (c) Mode 3,  $t_2$ - $t_3$ . (d) Mode 4,  $t_3$ - $t_4$ . (e) Mode 5,  $t_4$ - $t_5$ . (f) Mode 6, t<sub>5</sub>-t<sub>6</sub>. (g) Mode 7, t<sub>6</sub>-t<sub>7</sub>. (h) Mode 8, t<sub>7</sub>-t<sub>8</sub>.

voltage source. The current path is  $C_r - L_r - V D_4 - S_3 - S_2$ . The current (*iL*) in *L<sup>r</sup>* increases linearly, and gate voltage *VGS* is equal to  $V_{EE}$ , then the SiC MOSFET is off.

*Mode 2 [t*1*-t*2*]: S*<sup>2</sup> turns off under zero voltage switching (ZVS) at  $t_1$ , then inductor current  $i_L$  per-charge the gate capacitor *Ciss* which equals the sum of gate-to-source capacitor  $C_{gs}$  and gate-to-drain capacitor  $C_{gd}$ . The gate current  $i_g$ is approximately constant and equivalent to constant current source driver. The current path is  $C_r - L_r - V D_4 - S_3 - C_{iss}$ , and the gate voltage rises.

*Mode 3 [t*<sub>2</sub>*-t*<sub>3</sub>*]*: At *t*<sub>2</sub>, the  $V_{GS}$  rises up to  $V_{CC}$ , and the  $VD_1$ turns on when the  $V_{GS}$  over  $V_{CC}$ . The gate voltage  $V_{GS}$  =  $V_{CC} + V_D$  ( $V_D$  is the forward bias voltage of diode  $VD_1$ ), *S*<sup>1</sup> turns on under ZVS at this time. The inductor current *i<sup>L</sup>* is decreased and the energy stored in *L<sup>r</sup>* is fed back to power source.

*Mode 4 [t*3*-t*4*]:* At *t*3, *S*<sup>3</sup> turns off under ZCS. The gate of SiC MOSFET is connected to *VCC* and the SiC MOSFET turns on reliably.

*Mode 5 [t*4*-t*5*]:* At *t*4, *S*<sup>4</sup> turns on under ZCS, and the inductor current *i<sup>L</sup>* rises in reverse. The current path is  $V_{CC}$ -*S*<sub>1</sub>-*VD*<sub>3</sub>-*S*<sub>4</sub>-*L*<sub>*r*</sub>-*C*<sub>*r*</sub>, and the SiC MOSFET is still on.

*Mode 6 [t*5*-t*6*]:* At *t*5, *S*<sup>1</sup> turns off under ZVS. *Ciss* begin to discharge, and the path is  $C_{iss}$ - $VD_3$ - $S_4$ - $L_r$ - $C_r$ . The energy stored in the gate is fed back to the inductor, and the gate voltage decreases.

*Mode*  $7[t_6-t_7]$ : At  $t_6$ ,  $VD_2$  turns on and the inductor current  $i_l$  freewheeling through  $VD_2$ .

*Mode 8 [t*7*-t*8*]:* At *t*7, *S*<sup>4</sup> turns off under ZCS. The gate of the SiC MOSFET is connected to negative voltage *VEE* and gate voltage is clamped at *VEE*. The SiC MOSFET turns off reliably.

So the advantages of the proposed resonant gate driver are:

- (1) The pre-charging stage and pre-discharging stage accelerate the turn-on and turn-off moments which can improve the switching frequency.
- (2) The inductor  $L_r$  is resonant with the gate capacitor  $C_{iss}$ and recycles the energy stored in the gate of MOSFET, which can reduce the gate losses.
- (3) *S*<sup>1</sup> and *S*<sup>2</sup> are under ZVS, and *S*<sup>3</sup> and *S*<sup>4</sup> are under ZCS, which reduces the switching loss of auxiliary switches.

Comparisons between the proposed resonant gate driver and other resonant gate drivers are provided in Table 1.





It is shown in Table 1 that the proposed resonant gate driver do not have the disadvantages of other resonant gate drivers, and it is suitable for high frequency applications.

#### **III. DESIGN AND LOSS ANALYSIS**

The losses are the main consideration for design of the resonant gate driver. The selection of *L*<sup>r</sup> and *C*<sup>r</sup> is most important during the design process which will affect the performance and be related to the losses of the gate driver.

# A. SELECTION OF L<sub>r</sub> AND C<sub>r</sub>

Assuming that the pre-charging time of inductor is  $t_M$ , the voltage across the inductor is  $(V_{Cr} - V_{EE})$ , as shown in Figure 4(a).  $t_N$  is the time interval where energy stored in  $L_r$  is fed back to power source, and the voltage across the inductor is  $(V_{CC} - V_{Cr})$ , which is shown in Figure 4(c). According to the volt-second balance characteristics of the inductor, the following equation can be obtained.

<span id="page-2-0"></span>
$$
(V_{Cr} - V_{EE}) \cdot t_M = (V_{CC} - V_{Cr}) \cdot t_N \tag{2}
$$

Assuming  $t_M = t_N$ , the voltage of  $C_r$  can be obtained from [\(2\)](#page-2-0). Then it has

<span id="page-2-5"></span>
$$
V_{Cr} = \frac{V_{CC} + V_{EE}}{2} \tag{3}
$$

During the inductor pre-charging stage, the ripple of the capacitor voltage can be calculated by

<span id="page-2-1"></span>
$$
\Delta V_{Cr} = \frac{1}{C_r} \int_0^{t_M} \frac{V_{Cr} - V_{EE}}{Lr} \cdot t dt = \frac{V_{Cr} - V_{EE}}{2C_r \cdot L_r} \cdot t_M^2 \tag{4}
$$

So  $C_r$  is determined by [\(4\)](#page-2-1). It is

<span id="page-2-2"></span>
$$
C_r \ge \frac{V_{Cr} - V_{EE}}{2\Delta V_{Cr} \cdot L_r} \cdot t_M^2
$$
 (5)

Then the resonant inductor  $L_r$  in [\(5\)](#page-2-2) can be calculated by

<span id="page-2-3"></span>
$$
L_r = \frac{V_{CC} \cdot t_{res}}{Q_g} (\frac{t_{res}}{4} + t_M)
$$
 (6)

where  $t_{res}$  is the rise time of  $V_{GS}$ . At the same time, the inductance of *L<sup>r</sup>* should be selected to make the turn-on speed  $(t_r)$  of SiC MOSFET less than 3% of the total switching period  $(T)$ . Then it has

$$
t_r \approx \pi \sqrt{L_r C_{iss}} \tag{7}
$$

$$
\frac{t_r}{T} \le 0.03\tag{8}
$$

where *Ciss* is the gate capacitor of the SiC MOSFET. Thus, *L<sup>r</sup>* should be designed as following equation.

<span id="page-2-4"></span>
$$
L_r = \frac{t_r^2}{\pi^2 C_{iss}} \le \frac{(0.03T)^2}{\pi^2 C_{iss}} = \frac{0.03^2}{\pi^2 f^2 C_{iss}}
$$
(9)

According to [\(6\)](#page-2-3) and [\(9\)](#page-2-4), the resonant inductor  $L_r$  in proposed gate driver is determined.

## B. LOSS ANALYSIS

The losses of gate drive can be calculated according to the selected parameters of  $L_r$  and  $C_r$ . The total gate drive losses of resonant gate driver  $(P_g)$  consists of the drive losses of *S*1-*S*<sup>4</sup> (*Pgs*), conduction losses in drive circuit (*Pcond* ), switching losses of  $S_1$ - $S_4$  ( $P_{sw}$ ) and the losses of  $L_r$  ( $P_{Lr}$ ).

Drive losses of *S*<sup>1</sup> ∼ *S*<sup>4</sup> can be calculated as

$$
P_{gs} = (Q_{g-S_1} + Q_{g-S_2} + Q_{g-S_3} + Q_{g-S_4})V_{gs_s} - f_s \tag{10}
$$

where  $Q_{g-S1}$ ,  $Q_{g-S2}$ ,  $Q_{g-S3}$  and  $Q_{g-S4}$  are the total gate charge of *S*<sup>1</sup> to *S*<sup>4</sup> respectively, *Vgs*−*<sup>s</sup>* is the gate voltage of *S*1-*S*4. Here same type switches are adopted for *S*1-*S*<sup>4</sup> in this paper, so the drive losses of  $S_1 \sim S_4$  are equal.

The conduction losses in drive circuit are related to inductor current  $i_{Lr}$ . When the circuit is operated in mode 1, mode 3, mode 4, mode 5, mode 7 and mode 8, *iLr* in resonant gate driver can be expressed as

<span id="page-3-0"></span>
$$
i_{L_r}(t) = \frac{V_{CC}}{R_{eq}} + (I_{L_r 0} - \frac{V_{CC}}{R_{eq}})e^{-\frac{R_{eq}}{L_r}t}
$$
(11)

When the circuit is in mode 2 and mode 6,  $i_{Lr}$  in resonant gate driver can be expressed as

<span id="page-3-1"></span>
$$
i_{L}(t) = \frac{V_{CC} - V_{gs0} - 0.5R_{eq}I_{Lr0}}{\omega L_{r}} e^{-\frac{R_{eq}}{2L_{r}}} \sin(\omega t)
$$

$$
+ I_{L_{r}0} e^{-\frac{R_{eq}}{2L_{r}}} \cos(\omega t) \qquad (12)
$$

where  $\omega$  is angular frequency of the current and can be express as

$$
\omega = \frac{\sqrt{4L_r C_{iss} - R_{eq}^2}}{2L_r C_{iss}}\tag{13}
$$

The  $R_{eq}$  in [\(11\)](#page-3-0) and [\(12\)](#page-3-1) are  $2R_{ds}$  and  $R_g + R_{ds}$  respectively.  $R_{ds}$  is the on-resistance of  $S_1$ -*S*<sub>4</sub>.  $R_g$  is the internal gate resistance of the SiC MOSFET.

Conduction losses in drive circuit  $(P_{cond})$  contain two parts. One part is the loss of equivalent resistance *Req* (*PReq*), the other is the loss of Diode  $(P_D)$ . Then it has

$$
P_{cond} = P_{R_{eq}} + P_D \tag{14}
$$

The loss of *Req* can be expressed as

$$
P_{Req} = R_{eq} f_s \int_0^{T_s} i_{L_r}^2(t) dt
$$
 (15)

The loss of *P<sup>D</sup>* can be express as

$$
P_D = V_{D} f_s \int_0^{T_s} |i_{L_r}(t)| \, dt \tag{16}
$$

where,  $T_s$  is the period of switching cycle.  $V_D$  is the positive conduction voltage of diode.

*S*<sup>1</sup> and *S*<sup>2</sup> are operated under ZVS, while *S*<sup>3</sup> and *S*<sup>4</sup> are operated under ZCS. So the switching losses of *S*1-*S*<sup>4</sup> (*Psw*) can be ignored in this paper.

The losses of  $L_r$  contain copper loss ( $P_{cop}$ ) and core loss (*Pcor*). They are

$$
P_{L_r} = P_{cop} + P_{cor} \tag{17}
$$

where copper loss can be calculated by

$$
P_{cop} = I_{L_r\_RMS}^2 R_{ac} \tag{18}
$$

where  $R_{ac}$  is resistance of  $L_r$ ,  $I_{Lr\_RMS}$  is RMS value of inductor current.

The core loss of *L<sup>r</sup>* can be obtained from

$$
P_{cor} = K_1 f^x B^y V_e \tag{19}
$$

where,  $K_1$  is the core material constant,  $f$  is the frequency, *B* is the peak magnetic flux density,  $x$  is the index of frequency, *y* is the index of magnetic flux density,  $V_e$  is the effective core volume.

So the total gate drive losses  $P_g$  can be express as

$$
P_g = P_{gs} + P_{cond} + P_{sw} + P_{L_r}
$$
 (20)



**FIGURE 5.** The losses of resonant gate driver and conventional gate driver.

The losses of resonant gate driver and conventional gate driver are calculated and compared, as shown in Figure 5. Comparing to the conventional gate driver, the losses of the resonant gate driver are reduced obviously. As the frequency increases, the losses increase in both driver, however about 50% losses are reduced in the resonant gate driver.

#### **IV. SIMULATIONS**

To verify the validity and feasibility of the resonant gate driver proposed in this paper, the simulations are carried out, where Pspice software is used. By using the design of the circuit introduced in section III. The parameters of resonant gate driver adopted in simulations are listed in Table 2.

**TABLE 2.** The parameters of resonant gate driver.

parameter	value	parameter	value
<b>SiC MOSFET</b>	SCT3080KL	$V_{CC}$	20 V
$S_1 \sim S_4$	<b>IRLR2703</b>	$V_{EE}$	-4 V
$L_r$	$120$ nH	$t_M$	$25 \mu s$
	иF	$t_{res}$	$35 \text{ }\mu\text{s}$

The simulation results of the resonant gate driver are shown in Figure 6. It contains the gate voltage of *S*1-*S*4, inductor current  $i_L$ , the gate current  $(i_g)$  of the SiC MOSFET. It shows that the results agree with theoretical analysis well.

Figure 7 shows the gate voltage *VGS* of the SiC MOSFET, where the rise time and fall time of the gate voltage are both



**FIGURE 6.** The simulation results of resonant gate driver.



**FIGURE 7.** The simulation result of  $V_{GS}$  of SiC MOSFET.



**FIGURE 8.** The simulation result of voltage across capacitor.

25 ns, and then high frequency drive for the SiC MOSFET might be realized. The gate voltage of the SiC MOSFET is 20 V for turn-on process and −4 V for turn-off process. Then the SiC MOSFET can be turned on and turned off reliably.

Figure 8 shows the simulation results of the voltage across the capacitor, where  $V_{Cr}$  is the voltage across the capacitor *C<sup>r</sup>* . *VCr* can keep voltage balance during the one period of switching cycle, and the value of voltage is the same as that calculated in [\(3\)](#page-2-5).

Figure 9 shows the waveforms of  $V_{GS}$  and  $I_D$  of  $S_1$  and  $S_2$ . It shows that *S*<sup>1</sup> and *S*<sup>2</sup> can be operated under ZVS at both turn-on and turn-off process. So, the drive losses can be greatly reduced.

### **V. EXPERIMENTAL VALIDATIONS**

Based on the simulations, the experimental platform of the resonant gate driver is built, as shown in Figure 10. It contains DSP controller, resonant gate driver, external power supply and isolated power supply for the SiC MOSFET. External power supply provides power for optocoupler and isolated power supply. Isolated power supply can generate positive



FIGURE 9. The  $V_{DS}$  and  $I_D$  of the  $S_1$  and  $S_2$ .



**FIGURE 10.** The experimental platform of resonant gate driver.

voltage  $V_{CC}$  and negative voltage  $V_{EE}$  for the resonant gate driver.



FIGURE 11. The experiment waveforms of V<sub>GS</sub> of MOSFET S<sub>1</sub>  $\sim$  S<sub>4</sub>.

Figure 11 shows the drive pulses of *S*1-*S*4. The drive signal of the SiC MOSFET is mainly divided into four stages: pre-discharging stage, clamped turn-off state, pre-charging stage and clamped turn-on stage.

Figure 12 shows the waveforms of  $V_{GS}$  and  $I_g$  in the SiC MOSFET. Due to the presence of stray inductance on the driving circuit, the gate voltage has spikes and oscillations under 1MHz. The gate drive current in experiment is 2 A, and it meets the requirement of the SiC MOSFET.



**FIGURE 12.** The  $V_{GS}$  and  $I_g$  of SiC MOSFET.



**FIGURE 13.** The gate voltage of SiC MOSFET. (a) without gate clamped circuit. (b) with gate clamped circuit.

In order to reduce the voltage spikes of the gate voltage, the gate clamped circuit can be parallel connected to the gate of the SiC MOSFET. The gate clamped circuit may be composed of Zener diodes with reverse polarity. The experiment results with gate clamped circuit in Figure 14 show that the forward gate voltage is reduced from 25 V to 24 V and the reverse gate voltage is reduced from 12 V to 9.4 V. So the drive voltage is optimized by parallel connecting the gate clamped circuit to the gate of the SiC MOSFET.

Figure 14 shows the output voltage of conventional gate driver at 150 kHz and 1 MHz. The experiment results show that conventional gate driver works effectively at 150 kHz.



**FIGURE 14.** The output voltage ( $V_{GS}$ ) of conventional gate driver. (a) 150 kHz. (b) 1 MHz.

However, the drive pulse of the SiC MOSFET is distorted when the switching frequency reaches 1 MHz. The gate drive signal is no longer a rectangular wave and cannot meet the basic requirements of the SiC MOSFET.



FIGURE 15. The  $V_{GS}$  and  $V_{DS}$  of  $S_1$ .



FIGURE 16. The  $V_{GS}$  and  $V_{DS}$  of  $S_2$ .

Figure 15 and Figure 16 show the gate-to-source voltage  $V_{GS}$  and drain-to-source voltage  $V_{DS}$  of  $S_1$  and  $S_2$ , respectively. The voltage oscillations are normally existed during the switching period because of high frequency and stray inductance. The MOSFET  $S_1$  and  $S_2$  can achieve the ZVS operation during turn-on and turn-off process.

Figure 17 shows measured power losses of the resonant gate driver and the conventional gate driver under 1 MHz.



**FIGURE 17.** Power Losses of Resonant Gate Driver and Conventional Gate Driver under 1 MHz.

Here the core losses and switching losses are neglected due to the air core inductor is used and soft switching operation of *S*1-*S*<sup>4</sup> is realized. The total power losses of the resonant gate driver are reduced to 0.342W, which improves the efficiency of gate driver greatly.

The experiment results show that the resonant gate driver proposed in this paper has good performances in high frequency and owns higher efficiency than the conventional gate driver.

# **VI. CONCLUSION**

In this paper, a new resonant gate driver for the SiC MOSFET is proposed, which may provide suitable negative gate voltage and operate with high noise immunity and high frequency. The resonant inductor is used to recover the energy which is stored in the gate capacitor of the SiC MOSFET. The operation principle of the resonant gate driver is introduced. The design of main circuit devices is discussed and the drive losses of the gate driver are analyzed. The simulations and experimental validations are carried out to verify the performances of the proposed resonant gate driver. The proposed resonant gate driver has many advantages, such as higher operation frequency and reduced gate drive losses.

#### **REFERENCES**

- [1] Z. Zeng and X. Li, "Comparative study on multiple degrees of freedom of gate drivers for transient behavior regulation of SiC MOSFET,'' *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8754–8763, Oct. 2018.
- [2] A. P. Camacho, V. Sala, H. Ghorbani, and J. L. Romeral Martinez, ''A novel active gate driver for improving SiC MOSFET switching trajectory,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9032–9042, Nov. 2017.
- [3] A. Paredes, H. Ghorbani, V. Sala, E. Fernandez, and L. Romeral, ''A new active gate driver for improving the switching performance of SiC MOSFET,'' in *Proc. APEC*, Mar. 2017, pp. 3557–3563.
- [4] P. Nayak, S. K. Pramanick, and K. Rajashekara, ''A high-temperature gate driver for silicon carbide MOSFET,'' *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 1955–1964, Dec. 2018.
- [5] Z. Wang *et al.*, "Temperature-dependent short-circuit capability of silicon carbide power MOSFETs,'' *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1555–1566, Feb. 2016.
- [6] S. Pan and P. K. Jain, ''A new pulse resonant MOSFET gate driver with efficient energy recovery,'' in *Proc. 37th IEEE Power Electron. Spec. Conf.*, Jun. 2006, pp. 1–5.
- [7] J. V. P. S. Chennu, R. Maheshwari, and H. Li, ''New resonant gate driver circuit for high-frequency application of silicon carbide MOSFETs,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8277–8287, Oct. 2017.
- [8] W. Eberle, Z. Zhang, Y.-F. Liu, and P. C. Sen, ''A current source gate driver achieving switching loss savings and gate energy recovery at 1-MHz,'' *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 678–691, Mar. 2008.
- [9] W. Eberle, Y.-F. Liu, and P. C. Sen, "A resonant gate drive circuit with reduced MOSFET switching and gate losses,'' in *Proc. 32nd Annu. Conf. IEEE Ind. Electron.*, Nov. 2006, pp. 1745–1750.
- [10] Z. Zhang, J. Fu, Y.-F. Liu, and P. C. Sen, ''Discontinuous-current-source drivers for high-frequency power MOSFETs,'' *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1863–1876, Jul. 2010.
- [11] I. A. Mashhadi, E. Ovaysi, E. Adib, and H. Farzanehfard, "A novel currentsource gate driver for ultra-low-voltage applications,'' *IEEE Trans. Ind. Electron.*, vol. 63, no. 8, pp. 4796–4804, Aug. 2016.
- [12] I. A. Mashhadi, R. R. Khorasani, E. Adib, and H. Farzanehfard, "A discontinuous current-source gate driver with gate voltage boosting capability,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 5333–5341, Jun. 2017.
- [13] H. Jedi, A. Ayachit, and M. K. Kazimierczuk, ''Resonant gate-drive circuit with reduced switching loss,'' in *Proc. TPEC*, Feb. 2018, pp. 1–6.
- [14] P. Anthony, M. Neville, and D. Holliday, ''High-speed resonant gate driver with controlled peak gate voltage for silicon carbide MOSFETs,'' *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 573–583, Feb. 2014.
- [15] H. Fujita, "A resonant gate-drive circuit capable of high-frequency and high-efficiency operation,'' *IEEE Trans. Power Electron.*, vol. 25, no. 4, pp. 962–969, Apr. 2010.
- [16] Z. Zhang, F.-F. Li, and Y. F. Liu, "A high-frequency dual-channel isolated resonant gate driver with low gate drive loss for ZVS full-bridge converters,'' *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 3077–3090, Jun. 2014.
- [17] J. Yu, Q. Qian, P. Liu, W. Sun, S. Lu, and Y. Yi, "A high frequency isolated resonant gate driver for SiC power MOSFET with asymmetrical ON/OFF voltage,'' in *Proc. APEC*, Mar. 2017, pp. 3247–3251.
- [18] M. M. Swamy, T. Kume, and N. Takada, "An efficient resonant gate-drive scheme for high-frequency applications,'' *IEEE Trans. Ind. Appl.*, vol. 48, no. 4, pp. 1418–1431, Jul./Aug. 2012.
- [19] H. Fujita, ''A resonant gate-drive circuit with optically isolated control signal and power supply for fast-switching and high-voltage power semiconductor devices,'' *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 5423–5430, Nov. 2013.
- [20] R. Chen and F. Z. Peng, "A high-performance resonant gate-drive circuit for MOSFETs and IGBTs,'' *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4366–4373, Aug. 2014.



JIANZHONG ZHANG (M'08-SM'16) received the M.Sc. and Ph.D. degrees in electrical engineering from the Department of Electrical Engineering, Southeast University, Nanjing, China, in 2005 and 2008, respectively.

From 2006 to 2007, he was a Visiting Scholar with the Department of Energy Technology, Aalborg University, Aalborg, Denmark. Since 2008, he has been with Southeast University, where he is currently a Research Professor with

the School of Electrical Engineering. He was a Visiting Professor with the Worcester Polytechnic Institute, Worcester, USA, in 2012. His research interests include electric machines, power electronics, and wind power generation.

Dr. Zhang was a receipient of the Institution Premium Award at the Instituitions of Engineering and Technology, U.K.



HAIFU WU was born in Jiangsu, China, in 1995. He received the B.S. degree in electrical engineering from the Jiangnan University, Wuxi, Jiangsu, China, in 2017. He is currently pursuing the M.S. degree in electrical engineering with Southeast University, Nanjing, China.

His current research interests include gate driver for SiC MOSFET and the overcurrent protection for SiC MOSFET.



JIN ZHAO received the M.Sc. degree in electrical engineering from the Jiangsu University of Science and Technology, Zhenjiang, China, in 2014. He is currently pursuing the Ph.D. degree with the Department of Electrical Engineering, Southeast University, Nanjing, China.

His research interests include resonant power converters, wireless power transfer, and electric machines and drives.



YAQIAN ZHANG was born in Shanxi, China, in 1995. She received the B.S. degree from the University of Electronic Science and Technology of China, Chengdu, in 2016. She is currently pursuing the Ph.D. degree with the School of Electrical Engineering, Southeast University.

She currently focuses on the research of solid-state transformer, including modeling on system level, redundancy topology, and system property assessment.



YAODONG ZHU received the M.Sc. and Ph.D. degrees in test measurement technology and instrument from the Department of Automation, Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2000 and 2003, respectively.

Since 2005, he has been with Jiaxing University, where he is currently a Associate Professor with the School of Mechanical and Electrical Engineering. His research interests include smart robot,

embedded computing, and computer vision.

 $\dot{\alpha} = \dot{\alpha}$ 

