

Received September 3, 2018, accepted October 29, 2018, date of publication November 5, 2018, date of current version December 3, 2018.

Digital Object Identifier 10.1109/ACCESS.2018.2879471

A Reconfigurable Voltage Converter With Split-Capacitor Charging and Energy Recycling for Ultra-Low-Power Applications

SYED ASMAT ALI S[H](https://orcid.org/0000-0003-2927-7241)AH^{@1,2}, (Student Member, IEEE), SAAD ARSLAN¹, (Student Member, IEEE), AND HYUNGWON KI[M](https://orcid.org/0000-0003-2602-2075)^{®1}, (Member, IEEE)

¹Department of Electronics Engineering, Chungbuk National University, Cheongju 28644, South Korea ²Department of Electrical Engineering, COMSATS University Islamabad, Abbottabad Campus, Abbottabad 22060, Pakistan

Corresponding author: HyungWon Kim (hwkim@cbnu.ac.kr)

This work was supported in part by the Center for Integrated Smart Sensors funded by the Ministry of Science, ICT & Future Planning as Global Frontier Project under Grant CISS-2018 and in part by the Institute for Information & Communications Technology Promotion (IITP) Grant funded by the Korean Government (MSIT) under Grant R7117-16-0164, Development of wide area driving environment awareness and cooperative driving technology which are based on V2X wireless communication.

ABSTRACT This paper presents a reconfigurable on-chip switched capacitor (SC) voltage converter aimed at ultra-low- power applications. The proposed voltage converter provides an additive advantage of energy saving during both sleep-to-active and active-to-sleep transitions. This is done by incorporating two techniques, so called, split-capacitor charging (step-wise charging), and energy recycling. Split-capacitor charging is proved to reduce the energy loss during the sleep-to-active transition by 66%. An existing symmetric energy recycling technique recovers 75% of the energy from the capacitor bank at the expense of a large-output voltage ripple. In this paper, an improved method called asymmetric energy recycling reconfiguration (s) is introduced. The asymmetric energy recycling reduces the output voltage ripple by 50% compared with the symmetric recycling technique, without sacrificing the recycling efficiency. It can salvage 75.42% of the capacitor energy in active-to-sleep transition that would have been wasted through leakages during a long sleep period. Circuit simulations of the proposed SC voltage converter demonstrate up to 23.13% improvement in energy efficiency compared with conventional SC converters for a short active period.

INDEX TERMS Switched capacitor, DC-DC converter, ultra-low power converter, step-wise charging, energy recycling.

I. INTRODUCTION

Advancements in process technology and evolution of ultralow-power (ULP) circuits have initiated a trend towards multiple power domains on chip. It is often required to have a separate voltage converter for each power domain to individually provide dynamic voltage scaling (DVS) and enhance the power efficiency of ULP applications [1]. Inductor-based DC-DC voltage converters are usually preferred for higher power efficiency and flexible conversion ratios. On-chip integration of large inductors, however, is not feasible with current silicon technologies. On the other hand, switched capacitor (SC) converters can provide both efficiency and on-chip integration, and thus can be configured to supply multiple power domains without requiring external capacitors [2]–[4].

Various reconfigurable SC converters have been proposed to provide multiple voltage conversion ratios to supply individual power domains with high energy efficiency [5]–[8]. Chang *et al.* [9] used a high-density deep trench capacitor to overcome the power loss induced by the bottom plate parasitic capacitance and thus enhancing the efficiency to 90%. On-chip ferroelectric capacitors (Fe-Caps) were used to further enhance the efficiency to 93% by utilizing extremely low bottom plate parasitic capacitance of Fe-Caps [10]. Most of these SC converters are designed and optimized for regular operations with long active period [6], [11], [12].

Recently, an increasing number of ULP applications such as wearable computing, biomedical and implantable devices are event-driven [13]–[15]. Such applications often perform a periodic task for a very short active interval, and, stay in the sleep mode for an extended period. In these applications, therefore, the power loss due to the transitions (sleep-to-active and active-to-sleep) is increasing more significantly. Thus, the conventional SC converters that are not specifically designed for efficient transitions tend to suffer from poor average power consumption [16]. To improve the power efficiency, it is crucial that one minimizes the energy losses associated with these transitions [17]–[19]. Some inductor-based step-wise charging methods have been proposed to minimize the losses associated with sleep-toactive transitions [20], [21]. Such methods are not a feasible solution, since it is not possible to integrate multiple inductors of large size on-chip.

A separate capacitor bank has been proposed to efficiently drive a capacitive load from sleep-to-active transition [22], [23]. The separate capacitor bank itself, however, wastes half of the source energy during its charging process after a long sleep period, and thus its efficiency can be substantially degraded. In [17], we presented a splitcapacitor charging method, and achieved an energy saving of 66% during sleep-to-active transitions without the need of an additional capacitor bank or inductors. The method in [17] splits the charging process into multiple steps and performs step-wise charging by successively reconfiguring the internal capacitor bank. However, [17] does not address the other losses during the active-to-sleep transition. While [17] offers favorable savings for boost conversion cases, its performance drastically drops for buck conversion cases.

Also, we introduced a notion of energy recycling and reported an energy saving of 85.86% during active-to-sleep transitions [18]. During its recycling process, the recycled energy is continuously provided to the load, which would otherwise be wasted through leakage during a long sleep period. However, it has a drawback of larger output voltage ripple, which is unavoidable side effect of its symmetric recycling configurations. Furthermore, considering the output switch losses, the actual energy saving was reduced to 75%. The voltage converter of [18] was evaluated only for boost conversion cases and did not address the sleep-to-active transition.

Reference [19] targets both the transitions i.e. sleep-toactive and active-to-sleep for a ULP application, where active period is much shorter than the sleep period. It showed a power saving of 64% in both the transitions. For sleep-toactive transitions, the capacitors are charged progressively. As the size of these capacitors is not uniform, it is challenging to generate accurate target voltages. In addition, since it returns the recycled energy back to the battery during activeto-sleep transition, it would not be applicable to the circuits that are not directly connected to a battery.

In this paper, an enhanced SC converter is presented, which supports both split-capacitor charging (SCC) [17] and energy recycling (ER) [18] sharing one capacitor bank to improve the overall power saving. To ensure the stability and constant voltage of capacitors, the capacitor bank is stepwise charged in symmetric structure. For recycling its energy,

FIGURE 1. Three-phase operation of the proposed ULP SC converter.

we are introducing asymmetric configurations to achieve maximum energy saving while minimizing the output voltage ripple. These features make the proposed SC converter well suited for the ULP applications where multiple onchip voltage converters are required for driving loads with short active period. It can also reduce the overall capacitor size and digital controller overhead compared with the work of [19].

Section II explains a typical ULP voltage converter operation targeting a very short active period. Section III presents the proposed architecture of the SC converter, and describes its SCC and ER operations. Section IV covers analytical model for the proposed architecture. In Section V, the schematic implementation and simulation results of the proposed converter are presented, followed by the conclusion in section VI.

II. ULP VOLTAGE CONVERTER OPERATION

For a ULP application, the operation of a typical SC voltage converter can be divided into three phases: [\(1\)](#page-2-0) Charging phase, [\(2\)](#page-2-0) Continuous phase, [\(3\)](#page-2-1) Termination phase, as shown in Fig. 1. Firstly, in the Charging phase (corresponding to sleep-to-active transition), the internal capacitors are charged to a certain voltage. Secondly, in the Continuous (corresponding to the active in conventional SC converter) phase, the energy is delivered to the load, while the load executes its tasks, and the capacitor bank is discharged and recharged again. Finally, in the Termination phase (corresponding to active-to-sleep transition), the converter transitions to a long sleep period, and any energy remaining in the capacitors is wasted through leakage current during the long sleep period.

In Continuous phase, the capacitor bank of an SC converter toggles between two steps: [\(1\)](#page-2-0) delivering power to the load circuit and [\(2\)](#page-2-0) recharging the capacitor bank from the source. These steps, called continuous-delivery and continuousrecharging steps, decide the voltage conversion ratio provided by the converter. For example, Fig. 2(a) shows an example of

FIGURE 2. Continuous phase of the proposed SC converter, which corresponds to the active mode in conventional converters.

the Continuous phase for a voltage conversion ratio of 1/3. Similarly, Fig. 2(b), Fig. 2(c) and Fig. 2(d) represent Continuous phases for voltage conversion ratios of 2/3, 1/2, and 2, respectively.

Capacitor and switches are sized based on load wattage requirements, output ripple voltage, and operating frequency. Ideally, the converter spends equal time among recharging and delivery steps. Thus, the switches and the capacitors must be capable of handling twice the amount of power needed by the load. Large switches allow more current to flow and charge/discharge capacitors quickly. Large capacitors offer small change in voltage against the change in amount of charge stored/delivered.

Assuming a load current of 100uA at 0.8 V, the average power consumption turns out to be 80 uW. For a frequency of 20MHz, with 50 ns period, load would consume 4 pJ per clock cycle. Ideally, during one clock period twice of 4 pJ (i.e. $\Delta E = 8$ pJ of energy) will be transferred, either from source to capacitors or from capacitors to the load. Thus, the capacitors must be large enough to offer small voltage change (less than 5%) against 8 pJ change in stored energy. The change in energy corresponding to the change in voltage can be derived as:

$$
\Delta E = E_1 - E_2 = \frac{1}{2}CV_1^2 - \frac{1}{2}CV_2^2 \tag{1}
$$

$$
\Delta E = \frac{1}{2}C\left(V_1^2 - V_2^2\right) \tag{2}
$$

Here, V_1 and V_2 are the initial and final voltages on the capacitor. Assuming V_2 is $0.95V_1$ (corresponding to 5% change in voltage), equation [\(2\)](#page-2-0) becomes:

$$
\Delta E = \frac{1}{2} C \left(V_1^2 - 0.9025 \cdot V_1^2 \right) \tag{3}
$$

$$
\Delta E = \frac{1}{2}CV_1^2 \left(9.75 \times 10^{-2}\right) \tag{4}
$$

The energy lost by the capacitors is restored by an input voltage source (V_{Src}) , thus $V_1 = V_{Src}$. So, the equivalent

capacitance *Ceq*, as seen by the source, during charging becomes:

$$
C_{eq} = \frac{2 \times \Delta E}{\left(9.75 \times 10^{-2}\right) \times V_{Src}^2}
$$
 (5)

Equation [\(5\)](#page-2-2) can be used to calculate total capacitance for required ΔE and less than 5% voltage change. Depending upon the capacitor bank structure during continuousrecharging step, the equivalent capacitance can be used to determine size of unit capacitor as well as size of the whole capacitor bank. The resistance offered by the switches (and capacitive ESR) should be small enough to allow high enough current to flow. The current flow through switches must be sufficient to deliver 8 pJ in one clock cycle, this 8 pJ of energy will be supplied from the source to charge the capacitors.

Conventionally, the Charging phase starts from continuousrecharging step when the converter transitions from sleep-toactive. Also, the conventional converters usually terminate the operation on continuous-delivery step, when the converter transitions from active-to-sleep. Energy consumption associated with these different phases can significantly affect the overall performance of the SC converter. During the Charging phase, let *Eslp*−*to*−*act* be the required energy to charge the capacitors in the converter up to the target voltage level. During the Continuous phase, let *ECont*. be the total energy consumed by the load circuit including the energy needed to recharge the consumed energy of the capacitors. In Termination phase, on the other hand, let *Eact*−*to*−*slp* be the energy wasted through leakage current during long sleep periods.

It is well known problem that charging a capacitor from 0 to V_{Src} requires energy $E_{slp-to-act}$ that can be expressed by equation [\(6\)](#page-2-3).

$$
E_{slp-to-act} = C_{eq} \cdot V_{Src}^2 \tag{6}
$$

On the other hand, the energy stored in the capacitor *Ecap* is given by equation [\(7\)](#page-2-4).

$$
E_{cap} = 0.5 \cdot C_{eq} \cdot V_{Src}^2 \tag{7}
$$

This indicates that at least the half of energy drawn from the external power source is wasted during the conventional (one-step) charging process.

Most of the ULP voltage converters are designed to optimize the performance by minimizing the energy $E_{\text{Cont.}}$ associated with the Continuous phase [24], [25]. In ULP applications of our concern, the continuous period is very short, compared to the sleep period. In these applications, therefore, the energy $E_{slp-to-act}$ and $E_{act-to-slp}$ during the transitions tends to become more prominent. In [19], $E_{act-to-slp}$ and $E_{slp-to-act}$ account for 41% ∼ 50% of the overall energy consumption of the Phoenix processor. The detailed analysis of these two transitions (sleep-toactive transition and active-to-sleep transition) is discussed in Section III.

FIGURE 3. Overall architecture of the proposed voltage converter comprising of capacitor bank, digital controller, load circuit and voltage detector (feedback).

III. PROPOSED VOLTAGE CONVERTER ARCHITECTURE

The proposed architecture aims at minimizing the wasted energy during the Charging and Termination phases without sacrificing the energy efficiency of Continuous phase. This is accomplished by incorporating SCC and ER techniques into a single capacitor bank of the proposed converter.

A. OVERALL OPERATIONS

During the Continuous phase, the proposed converter behaves as a regular series-parallel SC converter by switching between two steps which are continuous-recharging and continuousdelivery, repeatedly. The transition between the recharging and the delivery step is initiated with the use of voltage references for charging and delivery, *VRefCh* and *VRefDel*, respectively. Whenever the output voltage falls below *VRefDel* during the delivery step, the converter switches to the recharging step. During the recharging step, the capacitors are charged up to *VRefCh* before moving to the delivery step again.

In the Charging phase of the proposed architecture, the capacitors are charged to *VRefCh* in a progressive manner using SCC which we previously reported in [17]. One-step charging wastes 50% of the energy (equation [\(6\)](#page-2-3) and equation [\(7\)](#page-2-4)) and SCC can mitigate this wastage energy. On the other hand, during Termination phase of the proposed converter, the remaining energy in the capacitors (which would have been wasted through leakages) is recycled and provided to the load circuit using the ER technique. Thus, in the proposed SC converter, the definition of active period can be extended to include both Continuous and Termination phases (shown in Fig. 1). In the proposed SC converter, the Charging and Termination phases are also referred to as SCC and ER phases, respectively.

Fig. 3 illustrates the proposed architecture, which consists of a capacitor bank of *N* capacitors, a digital controller, and a voltage detector. The digital controller governs Charging (SCC), Continuous, and Termination (ER) phases. The voltage detector compares the equivalent voltage of the capacitor bank with the reference voltages in each phase. Using the multiplexer in the voltage detector, one of the two

FIGURE 4. Proposed capacitor bank with $N = 6$ capacitors and corresponding switches.

reference voltages (*VRefCh* and *VRefDel*) is selected for comparison. An example capacitor bank is depicted by Fig. 4 in detail, which is composed of six capacitors, line voltages (*Vline*¹ and *Vline*2) and their switches. These switches are controlled by the digital controller to arrange the capacitor bank in various configurations, as required by each of the three phases. Here, *Vline*¹ is the target voltage that is provided to the load circuit through output switch. On the other hand, *Vline*² is internally used for flexible arrangement of the capacitors in the capacitor bank.

B. INCORPORATING SPLIT-CAPACITOR CHARGING (SCC)

As mentioned earlier, the proposed converter has the capability of integrating both SCC and ER techniques into a single capacitor bank. The integrated SCC-ER converter, thus, can further improve the energy efficiency without incurring area overhead compared to converters using either only SCC [17] or only ER [18]. In the Charging phase of the proposed converter, the SCC technique is used. The goal of SCC is to significantly reduce the energy losses by splitting the capacitor charging process in multiple steps. In order to get high energy efficiency from SCC, the voltage difference among the capacitors is kept as small as possible between the current and the next step. The multi-step arrangement of the capacitors for SCC is maintained in symmetric structures to keep equal voltages on all the capacitors and to ensure no losses due to charge sharing.

During SCC phase, an external voltage source *VSrc* provides energy to the capacitor bank, while the load is disconnected. For example, Fig. 5 shows an SCC procedure for a capacitor bank with six flying capacitors $(N = 6)$. It aims to charge all the capacitors to *VSrc*, so it can supply *VSrc* to the load after SCC completes. The following describes four possible charging steps for this example. The first step of SCC phase arranges all the flying capacitors in series (one branch only) as shown in Fig. 5 (a), and each capacitor gets charged from 0*V* to $(1/6)V_{Sr}$. In the second step, the capacitor bank is rearranged in two branches, each having three series capacitors to charge each capacitor from $(1/6)V_{Src}$ to $(1/3)V_{Src}$, as shown in Fig. 5 (b). In the third step, the capacitors are rearranged in three parallel branches with two series capacitors in each branch, and each capacitor gets

FIGURE 5. Example configuration steps for SCC with $N = 6$ capacitors.

TABLE 1. Maximum number of charging steps for various number of capacitors.

Sr.	Maximum number of SCC Steps.	Number of Capacitors (N)

charged from $(1/3)V_{Sr}$ to $(1/2)V_{Sr}$, as shown in Fig. 5 (c). Finally, in the fourth charging step, all the capacitors are rearranged in parallel to charge each capacitor from (1/2)*VSrc* to *VSrc*, as shown in Fig. 5 (d). In this way, it is reported in [17] that the charging energy efficiency is as high as 75%, which is significant improvement over conventional one-step charging efficiency of up to 50%.

In order to detect the completion of each SCC step, *Vline*¹ is compared against a voltage reference, *VRefCh*. Upon reaching the condition of $V_{line1} = V_{RefCh}$, the current SCC step is concluded, and the next step is triggered by the digital controller. Here, V_{RefCh} is kept slightly lower than V_{Src} to ensure that it takes a finite amount of time for each SCC step.

While the above example shows four possible SCC steps – the maximum number of steps with $N = 6$, it can be reduced to a smaller number depending on the continuous-recharging step. This is because the final step of the Charging phase must be same as the initial step of the Continuous phase, for smooth transition between the two phases.

For example, the SCC steps are reduced to two for Continuous phases of Fig. 2(a)∼2(b), and three for Continuous phase of Fig. 2(c). However, the SCC steps are not reduced for Continuous phase shown in Fig. 2(d). Hence, we can infer that the number of possible SCC steps vary with voltage conversion ratios. The reduction in SCC steps and its impact is discussed later in Section IV.

The maximum number of SCC steps for a given number of capacitors (*N*) in a capacitor bank can be determined by an algorithm described by the process shown in Fig. 6. The algorithm (given in Appendix I) calculates the maximum number of charging steps for a capacitor bank of *N* capacitors, by finding all common divisors of *N*. Here, *N* is incrementally chosen from a specified range of 1 to *Nmax* . Table 1 shows the maximum number of SCC steps calculated

FIGURE 6. Calculating the maximum number of SCC steps for a range $N = 1$ to N_{max} (number of capacitors in the capacitor bank).

by the algorithm for five example capacitor banks of 2∼24 capacitors. Table 1 lists only the optimal number of capacitors to achieve the maximum number of SCC steps. For example, a capacitor bank of $N = 6$, 8, and 10 can provide up to four SCC steps, although Table 1 shows only the result for $N = 6$, which indicates the optimal capacitor bank.

C. ENERGY RECYCLING (ER)

In the ER phase, the capacitor bank goes through a series of configurations to retrieve the remaining energy from the capacitors and provide the recovered energy to the load circuit. Thus, the power source is disconnected during the entire ER phase. In the Symmetric ER which we previously reported in [18], the energy recycling steps are the same as the steps in the SCC phase in the reverse order, for a given capacitor bank of *N* capacitors. For the example of Fig. 4, the symmetric ER steps are the same steps as Fig. 5 repeated in reverse order. Unlike SCC, however, the voltage source is disconnected while the load is connected during the ER phase. The Symmetric ER, however, has a drawback. Its limited number of recycling steps result in large voltage ripple at the output, due to the abrupt change of voltage in each step. For example, the transition from Fig. $5(b)$ to Fig. $5(a)$ would double the output voltage.

The proposed Asymmetric ER can significantly reduce the voltage ripple by reducing the voltage difference between any two consecutive steps. This is attributed to the increased number of recycling steps in the proposed Asymmetric ER compared to the Symmetric ER. In order to achieve

FIGURE 7. Asymmetric ER steps starting from a continuous-delivery step that has three branches with two series capacitors in each branch.

smaller voltage steps, charge sharing is utilized among the capacitors. Asymmetric ER steps are shown in Fig. 7 for the capacitor bank of six capacitors. Since ER phase follows Continuous phase, ER phase must start from the configuration where the Continuous phase ended. For this reason, the proposed architecture configures the first step of the ER phase as the same as the last step of Continuous phase (i.e. continuousdelivery step). For $N = 6$, the asymmetric recycling steps shown in Fig. 7 are only applicable to the continuous-delivery step that has three branches with two series capacitors in each branch as shown in Fig. 2(b) and 2(d).

For the above scenario, if the previous symmetric ER steps are used, it would have produced only three recycling steps. These three steps correspond to Fig. $7(a)$, (d) and (h) , where all the branches are symmetric in each step. In contrast, if the proposed Asymmetric ER is employed, we can add five additional asymmetric steps (Fig. 7(b), (c), (e), (f), and (g)) producing a total of eight steps. In these asymmetric ER steps, during the first iteration, the output voltage is given by $V_{Out,ER} = 2V_C$ (Fig. 7(a)), with each capacitor having the same voltage.

The key idea behind the Asymmetric ER is to introduce additional fractional steps, instead of jumping from 2*V^C* (Fig. 7(a)) to $3V_C$ (Fig. 7(d)) directly. The incremental step taken from $2Vc$ to $2.5V_C$ is shown in Fig. 7(b), where this fractional increment is accomplished by charge sharing. The capacitors conducting this charge sharing are indicated by the red box in Fig. 7(b). This charge sharing process reduces the voltage steps to smaller values. The asymmetric configurations of the proposed converter are constructed by selecting two parallel branches, moving a capacitor from the first

FIGURE 8. Asymmetric ER steps for a continuous-delivery step having six branches each having one series capacitor.

branch to the top of the capacitor bank, as shown in the dotted box in Fig. 7(b). After moving the capacitor to the top, the residual capacitors in the two branches would perform charge sharing. The rest of the capacitor bank for the asymmetric configuration can remain reserved for the next steps. For the next recycling step, the top capacitor (C_0) and the capacitor in the first branch (C_1) of the asymmetric structure are disconnected, while remaining capacitors $C_2 \sim C_5$ are used as shown in Fig. 7(c). In this fashion, we can obtain the maximal number of the charge sharing reconfigurations, and consequently achieve the maximal utilization of the remaining energy in the capacitors.

During the ER phase, the controller transitions to the next recycling step, when the output voltage falls below a specified threshold i.e. $V_{Out,ER} < V_{RefDel}$. For the ER steps, we can predict the achievable output voltage using the analytical

model introduced in Section IV. Once all the capacitors in the capacitor bank have been reconfigured for generating $V_{Out,ER}$ = 2.5 V_C , the next symmetric configuration step (Fig. 7(d)) is selected, which produces $V_{Out,ER} = 3V_C$. In this way, the above process is repeated to produce $V_{Out,ER} = 3.5 V_C$, $4V_C$, $5V_C$, and $6V_C$.

Now consider another configuration example for the same capacitor bank of Fig. 4 with $N = 6$. Suppose that the continuous-delivery step has six branches, each having one series capacitor as shown in Fig. 2(a). If the Symmetric ER method is used, we can obtain only four steps illustrated by Fig. 5(d), (c), (b), and (a), respectively. Here, this ordering indicates the sequence of the ER steps. In these recycling steps, the output voltage gets doubled in the second step, boosted by three times in the third step, and pushed up by six times in the fourth step. If we employ the Asymmetric ER method in contrast, the number of recycling steps can

IEEE Access

be increased to thirteen steps, as opposed to only four steps of the Symmetric ER case as illustrated by Fig. 8. Consequently, the Asymmetric ER can substantially reduce the output voltage ripple by reducing the voltage boost levels in each ER step. An algorithm to generate asymmetric ER steps, for any given number of flying capacitors and continuousdelivery step, is given in Appendix I. The algorithm divides ER steps in to two different categories i.e. non-charge sharing and charge sharing. Non-charge sharing steps are those where *VOut*,*ER* is an integer multiple of *VC*. The algorithm terminates with the ER step where all the flying capacitors are arranged in series.

D. DESIGN PROCEDURE OF PROPOSED VOLTAGE **CONVERTER**

Since both Charging (SCC) and Termination (ER) phases are constrained by the Continuous phase, we can define a design procedure that offers smooth adoption of the proposed architecture for any voltage conversion ratio. The proposed design procedure is as follows:

- 1. Determine the required voltage conversion ratio.
- 2. Choose the number of flying capacitors (*N*), from the list given in Table 1.
- 3. Select the recharging and delivery steps of the Continuous phase, based on the voltage conversion ratio *VOut*/*VSrc* (Examples are provided in Fig. 2).
- 4. Determine SCC steps, using algorithm in Appendix I.
	- a. The continuous-recharging step limits the number of useable SCC steps.
	- b. If more SCC steps are needed for higher energy efficiency, go back to step 2 and choose a larger capacitor bank.
- 5. Determine ER steps, using algorithm in Appendix I.
	- a. The continuous-delivery step constraints the initial configuration of the ER.
	- b. If more ER steps are needed for smaller output ripple voltage, go back to step 2 and choose a larger capacitor bank.

IV. ANALYTICAL MODEL OF THE PROPOSED ARCHITECTURE

This section presents the mathematical analysis of the SCC and ER phases, respectively, of the proposed SC converter.

A. EFFICIENCY OF SCC

First, we analyze the energy efficiency η of SCC when the number of SCC steps is k , the efficiency η can be expressed by

$$
\eta = \frac{\sum_{i=1}^{k} (\eta_i E_{si})}{E_s} \tag{8}
$$

Here, η_i indicates the energy efficiency of i^{th} step, while E_{si} denotes the energy taken from the source for that step. E_s represents total energy taken from the source, for all the steps combined. The energy efficiency η_i of the i^{th} step can

TABLE 2. SCC steps and their efficiencies for various target voltage ratios $(N = 6)$.

*In Table 2, capacitor bank configuration is represented as: {Number of branches, Series capacitors in each branch}

be expressed by equation [\(9\)](#page-6-0), which had been reported in our previous work [17].

$$
\eta_i = \frac{1}{2} \left(1 + \frac{V_{c(i-1)}}{V_{ci}} \right) \tag{9}
$$

Here, $V_{c(i-1)}$ indicates the initial voltage of the capacitor in the beginning of i^{th} step, while V_{ci} denotes the final voltage of the capacitor at the end of *i th* step. From equation [\(9\)](#page-6-0) it can be observed that the resistance of the switches and the capacitive ESR has no effect on efficiency during SCC.

For $N = 6$, Table 2 summarizes the charging efficiencies η_i of each step as well as the overall efficiencies η for various lengths of SCC steps, calculated using equation [\(8\)](#page-6-1) and equation [\(9\)](#page-6-0). The reduction in SCC steps was discussed in Section III-A and its impact can be observed by Table 2. Case 3 in Table 2 shows an unrestricted fourstep SCC, which charges the capacitor bank up to *VSrc*, and results in an overall efficiency of 75%. Case 2 shows an SCC limited to three-steps, which charges the capacitor bank up to $(1/2)V_{Src}$, and also results in an overall efficiency of 75%. Thus, limiting SCC to three steps does not affect the overall efficiency. On the other hand, Case 1 limits SCC to two steps, charges capacitor bank to (1/3)*VSrc*, and reduces the overall efficiency to 66.6%. From this example, we can conclude that significant reduction in SCC steps can reduce energy efficiency. In such cases, choosing a capacitor bank of a larger *N* can compensate the degraded charging efficiency.

B. EFFICIENCY OF ASYMMETRIC ER

Now we analyze the energy efficiency of the proposed ER phase i.e. Asymmetric ER. To evaluate ER phase and limitation on ER steps, consider the Continuous phases shown in Fig. 2(b) and 2(d), for target voltage ratios of 2/3 and 2, respectively. In these two cases, the continuous-delivery step has three branches with two series capacitors in each branch. The ER phase following such cases starts from the array configuration illustrated by Fig. 7(a), which is in fact the same structure as the continuous-delivery step. The remaining steps follow the sequence illustrated by Fig. 7(b)∼(h).

The output voltage at the start of each recycling step can be calculated as follows. The first recycling-step shown

in Fig. 7(a), has a symmetric structure in this example. The output voltage *VOut*,*ER*¹ of this step is represented by equation [\(10\)](#page-7-0).

$$
V_{Out,ER1} = \begin{pmatrix} \left(\frac{2}{6}\right) \times (V_{C0} + V_{C1}) + \left(\frac{2}{6}\right) \times (V_{C2} + V_{C3}) \\ + \left(\frac{2}{6}\right) \times (V_{C4} + V_{C5}) \end{pmatrix} (10)
$$

Here, *Vci* denotes the instant voltage provided by the *i th* capacitor *Cⁱ* at the start of the current step *ER1*.

During the ER phase, as the load circuits draw current from the capacitor bank while conducting their tasks, the output voltage decreases. When the output voltage drops to a predefined threshold voltage *VRefDel*, the controller reconfigures the capacitor bank to the next ER step. The second recycling-step is shown in Fig. 7(b), whose array structure is chosen as an asymmetric one in this example. The output voltage *VOut*,*ER*² of the second step can be calculated by equation [\(11\)](#page-7-1).

$$
V_{Out,ER2} = \left(V_{C0} + \left(\frac{2}{3}\right) \times (V_{C1}) + \left(\frac{1}{3}\right) \times (V_{C2} + V_{C3})\right)
$$
\n(11)

Here, the factors, $(2/3)$ and $(1/3)$, represent the asymmetric contribution of each capacitor branch to the output voltage produced by the charge sharing effect, respectively.

Similarly, the third recycling step is shown in Fig. $7(c)$ using an asymmetric structure. The output voltage *VOut*,*ER*³ of this step can be calculated by equation [\(12\)](#page-7-2).

$$
V_{Out,ER3} = \left(V_{C2} + \left(\frac{2}{3}\right) \times (V_{C3}) + \left(\frac{1}{3}\right) \times (V_{C4} + V_{C5})\right)
$$
\n(12)

As discussed earlier, these recycling steps can be categorized in two kinds of arrangements. i.e. symmetric and asymmetric arrangement of capacitors. A generalized expression of the output voltage for symmetric arrangement of the capacitors (Fig. 7(a), 7(d), and (h)) in the capacitor bank is given by equation [\(13\)](#page-7-3).

$$
V_{Out,Sym.} = \sum_{k=0}^{p-1} \frac{q}{N} \left[\sum_{j=q,k}^{q,k+q-1} V_{Cj} \right]
$$
 (13)

In equation [\(13\)](#page-7-3), *N* indicates the number of capacitors in the capacitor bank, while *p* represents the number of branches in the array, and *q* is the number of series capacitors in each branch of symmetric structure. *Vcj* represents the individual capacitor voltage of C_j , which ranges from C_0 *to* C_{N-1} .

For asymmetric recycling steps, we restrict the array configurations by allowing only one capacitor at the top of array. For the above example with $N = 6$, Fig. 7(b), (c), and (e) show all the asymmetric steps. From this example, it can be observed that:

• At most one capacitor can be placed at the top of the array represented by *Cⁱ* .

Energy	Type	Target Voltage (500 mV)	
Recycling (ER) Steps		Analytical Model	Simulated Results
	Symmetric	500	500
\overline{c}	Asymmetric	542	543
٦	Asymmetric	443	460
4	Symmetric	573	569
5	Asymmetric	545	543
6	Asymmetric*	596	592
	Asymmetric*	630	620
	Symmetric	637	625

* In Table 3, no charge sharing is performed.

• Up to two branches can be placed at the bottom, where *m* and *n* represent the number of capacitors in each branch, respectively.

A generalized expression of the output voltage for asymmetric arrangement of capacitors is given by equation [\(14\)](#page-7-4).

$$
V_{Out,Asym.} = \left[V_{ci} + \left(\frac{n}{m+n} \right) \left(\sum_{j=i+1}^{m} V_{cj} \right) + \left(\frac{m}{m+n} \right) \left(\sum_{k=m+1}^{m+n} V_{ck} \right) \right]
$$
(14)

Here, V_{ci} represents the voltage of the top capacitor, while *Vcj* represents the voltage of each capacitor in the bottom left branch, and *Vck* represents the voltage of each capacitor in the bottom right branch. In equation [\(14\)](#page-7-4), *m* indicates the number of capacitors in bottom left branch, while *n* represents the number of capacitors in bottom right branch of the asymmetric structure.

There is an exception in asymmetric configurations where charge sharing is not performed, as shown in Fig. $7(f)$ and $7(g)$. This is due to the fact that the number of capacitors in the capacitor bank is insufficient to perform charge sharing and there is only one branch in such asymmetric configurations. The output voltage of such exceptional configurations can be represented by a simplified equation defined by equation [\(15\)](#page-7-5).

$$
V_{Out,Asym.(no charge sharing)} = \sum_{j=0}^{n} V_{cj} \tag{15}
$$

Here, *n* represents the number of series capacitor in the only branch, and *Vcj* represents the voltage of each capacitor.

Table 3 demonstrates the output voltages calculated by the above analytical model for the example of Fig. 7 with eight ER steps. Here, each capacitor was initially charged up to 250 mV, at the start of the ER. To evaluate the accuracy of the analytical model presented in this section, we implemented the proposed SC converter circuit with $N = 6$ capacitors and measured the simulation results using Cadence circuit simulator. Table 3 compares the output voltages obtained from analytical model and the circuit simulations. We can observe that the two results match well with discrepancies less than 3.7%. This indicates that the presented

TABLE 3. Comparison of the output voltages of ER steps (analytical model vs. circuit simulation).

IEEE Access®

TABLE 4. Specifications for evalution of the proposed SC converter.

Sr.	Description	Values
	Input source voltage $V_{S_{TC}}$	750 mV (Nominal)
2	Target output voltage V _{target}	375 mV, 500 mV, and 14 V
3	Capacitor bank size C	48pF
	Unit Capacitor C_{flv}	8pF
4	Load Resistance R_t	70 k Ω , 125 k Ω , and 130 k Ω
5	Load Capacitance $C1$	4 pF
6	Reference for charging V_{RefCh}	$0.98 \times V_{src} = 735$ mV
7	Reference for Load V_{RefDel}	375 mV, 500 mV, and 14 V

FIGURE 9. Simulation results of SC converter ($N = 6$) with one-step charging and symmetric ER for a target voltage $(2/3) V_{Src} = 500$ mV: (a) Output voltage V_{Out ,Sym.} (b) Input energy *E_{Src ,one−step},* stored energy in the capacitor bank $\varepsilon_{Caps, one-step}$, and output energy $\bar{\varepsilon}_{Load, Sym.}$.

analytical model can serve as a fast and accurate design tool to determine the output voltage for various capacitor bank configurations during ER.

V. SIMULATION RESULTS

We have implemented an SC converter consisting of six capacitors and a controller based on the proposed architecture, which is illustrated by Fig. 3. It was implemented using a 0.13um CMOS process, and its simulations were carried out using the Spectre simulator of Cadence Design Suite. For the sake of simplicity, we assume that the digital controller is powered separately and that the overhead for the digital controller is negligible. In fact, for the SC converter with small capacitors, the power consumption of the digital controller was less than 10% of the overall power consumption in this simple example. This factor rapidly decreases as the capacitor bank of SC converter becomes larger.

To evaluate the performance of the above SC converter, we configured it with the following specifications shown in Table 4.

The performance analysis is conducted in two parts. The first part is focused on the two transitions i.e. sleep-to-active and active-to-sleep only, and, assesses the performance of one-step charging, SCC, Symmetric ER and Asymmetric ER only. The second part analyzes the SC converter operated in the Continuous phase of various lengths along with the

FIGURE 10. Simulation results of SC converter ($N = 6$) with SCC and Asymmetric ER for a target voltage $(2/3)$ $V_\mathsf{Src} =$ 500 mV: (a) Output voltage V_{Out ,Asym.} (b) Input energy $\boldsymbol{\mathsf{E}}_{\mathsf{Src},\mathsf{SCC}}$, stored energy in the capacitor bank $\varepsilon_{Caps,\text{SCC}}$, and output energy $\varepsilon_{Load,\text{Asym}}$.

SCC and Asymmetric ER and compares the efficiency with conventional SC converters.

A. PART I – ENERGY EFFICIENCY AND VOLTAGE RIPPLE **FOR VERY SHORT ACTIVE PHASE**

In the first part, we have conducted three experiments to highlight the benefits of SCC over one-step charging, and, Asymmetric ER over Symmetric ER. The three experiments target the following voltage conversion ratios:

- 1) $V_{target}/V_{Src} = 2/3$ and $V_{target} = 500$ mV.
- 2) $V_{target}/V_{Src} = 1/2$ and $V_{target} = 375$ mV.
- 3) $V_{target}/V_{Src} = 2$ and $V_{target} = 1.4$ V.

For the first experiment, we configured the voltage ratio as $2/3$ with $R_L = 125$ k Ω . Fig. 9 shows the simulation results of the SC converter configured for one-step charging and Symmetric ER, while Fig. 10 shows the simulation results of the converter configured for SCC and Asymmetric ER. Here, *ESrc* represents the energy taken from the energy source, *ECaps* is the energy stored in the capacitors, and *ELoad* is the energy delivered to the load. The one-step charging of Fig. 9 directly charges all the six capacitors. In contrast, the SCC of Fig. 10 charges the six capacitors in two steps as shown in Fig. 5(a) and (b). Thus, each capacitor is charged to (1/3) *VSrc* which is 250 mV.This comparison demonstrates that the SCC of two steps improved the charging efficiency by 33.07% (from (1.63pJ/3.38 pJ) 48.22% shown in Fig. 9(b) to (1.63 pJ/2.54 pJ)64.17% shown in Fig. 10(b)) compared to one-step charging.

In the ER phase when SC converter is configured to perform Symmetric ER, Fig. 9(b) illustrates that 76.68% of the stored energy is recycled and delivered to the load circuit. For Asymmetric ER, 75.46% of the stored energy is delivered to the load circuit as shown in Fig. 10(b). With only slight degradation in the recycled energy, the Asymmetric ER shown in Fig. 10(a) obtains a ripple voltage that is 75.35 mV smaller than the Symmetric ER shown in Fig. 9(a) (64.08 mV compared with 138.43 mV). This demonstrates that the enhancement of ER with asymmetric configurations

FIGURE 11. Simulation results of SC converter ($N = 6$) for a target voltage $(1/2)$ $V_{Src} = 375$ mV : (a) Output voltage $V_{Out, Sym.}$, (b) Output voltage V_{Out ,Asym.}, (c) Input energy $\boldsymbol{\mathit{E_{Src}}}$, stored energy $\boldsymbol{\mathit{E_{Caps}}}$, and output energy E_{Load}

significantly reduces the ripple voltage. The reduction in ripple voltage is achieved at little cost in the energy efficiency, compared with our previous Symmetric ER.

For the second experiment, we configured the SC converter with a voltage ratio of $1/2$ with $R_L = 130 \text{k}\Omega$. Fig. 11 compares the SC converter configured for one-step charging with Symmetric ER (red curves in Fig. 11), against the SC converter configured for SCC with Asymmetric ER (blue curves in Fig. 11).

During Charging phase, the capacitors are charged in three steps as shown in Fig. 5(a)∼5(c) for the SCC case, while the capacitors are charged in one step for the one-step charging case. For both SCC and one-step charging, all the capacitors are charged to $(1/2)$ V_{Src} which is 375 mV. The charging efficiency obtained was 73.24% for the SCC case, whereas it was only 48.93% for the one-step charging case – a notable improvement of 49.68%.

In the ER phase of the SC converter configured with Symmetric ER, Fig. 11(a) illustrates that the ripple voltage is as high as 274.77 mV, whereas the ripple voltage becomes as low as 121.49 mV for the Asymmetric ER shown in Fig. 11(b). In addition, Fig. 11(c) illustrates that Asymmetric ER recycled about 60% of the stored energy and delivered this energy to the load circuit.

For the third experiment, the voltage conversion ratio of 2 with $R_L = 70 \text{k}\Omega$ is selected. Fig. 12 compares the SC converter configured with one-step charging and Symmetric ER (red curves in Fig. 12), against the SC converter configured with SCC and Asymmetric ER (blue curves in Fig. 12). In the Charging phase of the SC converter with SCC, the capacitors are charged to the input source voltage $V_{SrC}(750 \text{ mV})$ in four steps as shown in Fig. 5(a)∼5(d), On the other hand, in case of one-step charging, the capacitors are charged in one step to the desired V_{Src} (750 mV). With SCC, the charging efficiency obtained was 73.68%, while it was only 48.09% with the onestep charging – an improvement of 53.21%.

FIGURE 12. Simulation results of SC converter ($N = 6$) for a target voltage (2) $V_{Src} = 1.4V$: (a) Output voltage $V_{Out, Sym.}$ (b) Output voltage V_{Out ,Asym.} (c) Input energy $\boldsymbol{\mathsf{E}}_{\mathsf{Src}}$, stored energy $\boldsymbol{\mathsf{E}}_{\mathsf{Caps}}$, and output energy E_{Load}.

In the ER phase, Fig. 12(a) reveals that the Symmetric ER produced a ripple voltage of 340 mV. In contrast, Fig. 12(b) illustrates that the Asymmetric ER produced a ripple voltage of 180 mV – nearly half the Symmetric case. In addition, Fig. 12(c) illustrates that 66.66% of the stored energy is recycled by the SC converter with Asymmetric ER.

Therefore, for applications with a very short active period the SC converter with SCC and the Asymmetric ER can substantially reduce the energy losses. It provides a charging efficiency as high as 73.68% during sleep-to-active transition. Also, it can recycle up to 75.42%of the capacitors' remaining energy during active-to-sleep transition before switching to a long sleep period.

In comparison with Symmetric ER, Asymmetric ER recycles 5 ∼ 10% less capacitor energy due to charge sharing. However, large ripple voltage of Symmetric ER needs a linear regulator such as a low dropout regulator (LDO). Such linear regulators would significantly lower the energy efficiency and diminish the gain in energy efficiency offered by the Symmetric ER based SC converters. Therefore, the Asymmetric ER introduced in this paper, when integrated with the SCC, can be an efficient solution for low power circuits with a long sleep period and a short active period. Since asymmetric ER adds more steps and control signals due to additional switches, the complexity of the controller would be increased. However, this complexity is still less than integrating an LDO, at the output to reduce the ripple voltage, in case of symmetric ER.

B. PART II – ENERGY EFFICIENCY FOR LONGER **ACTIVE PHASE**

This section presents simulation results with Continuous

phase included. In order to measure the improvements provided by SCC and Asymmetric ER, in general applications including the Continuous phase, longer simulations have

SCC

Phase

nad enabler

Charging Step

Charging Step

Output Voltage (V)

ndividual Cap.

Voltage (V) 0.2

 0.6

 0.4

 0.2

 0.0

 0.3

 0.7

 Ω

FIGURE 13. Simulation results of the proposed SC converter including all the three phases (Charging, Continuous, and Termination) showing output voltage as well as individual capacitor voltage of the capacitor bank.

Time (s)

FIGURE 14. Simulation results of SC converter as a Buck converter with a conversion ratio of 500mV/750mV for the four different cases.

been carried out. The simulations were conducted with up to 1400 active cycles during Continuous phase with various buck and boost conversion ratios. For example, Fig. 13 shows an example simulation of the proposed SC converter for buck conversion case with $V_{Src} = 750$ mV and $V_{Out} = 500$ mV. Here, the SC converter starts with the Charging phase, in which SCC technique is used to charge the capacitors in two steps, before proceeding to Continuous phase. In the Continuous phase, continuous-recharging and continuousdelivery steps are repeated 1400 times. The converter, then, shifts to the Termination phase, where the remaining energy in the capacitors bank is recycled and provided to the load circuit. The following simulation experiments are based on similar three phase operations with variable length of the Continuous phase. We first demonstrate the energy efficiency of a buck converter experiment followed by a boost converter experiment.

We conducted extensive simulations with a buck conversion ratio of 500 mV/750 mV with the following four different cases:

- 1. One-step charging without ER (Conventional)
- 2. SCC without ER
- 3. One-step charging followed by Asymmetric ER
- 4. SCC followed by Asymmetric ER

FIGURE 15. Simulation results of SC converter as a Boost converter with a conversion ratio of 1.4V/750mV for the four different cases.

FIGURE 16. Relative gain of SCC and ER compared to conventional SC DC-DC converters.

Fig. 14 compares the energy efficiency of the SC converter among the four different cases, for various lengths of Continuous phase. In Case-4 the improvement in energy efficiency is prominent (23.21% higher than Case-1), when the Continuous phase is relatively short (around 100 cycles). Although the difference in energy efficiency decreases as the active period grows, Case-4 still provides 5% higher energy efficiency than Case-1 even for a long Continuous phase of 1024 cycles.

Similarly, the above set (four cases) of simulations is repeated for a boost conversion ratio of 1.4 V/750 mV and the results are shown in Fig. 15. Like in the buck conversion scenario of Fig. 14, Case-4 provides substantially higher energy efficiency in the boost conversion as well. Here, Case-4 achieves 15.39 % higher efficiency than Case-1 for relatively short Continuous phase of around 100 cycles. As the length of the active period increases the improvement offered by SCC and ER decreases, due to the fact that the energy saved during SCC and ER becomes smaller compared

to *ECont*. . Here, *ECont*. represents total energy during Continuous phase as defined in Section II.

Fig. 16 reveals an important observation that the energy savings provided by SCC and ER vary with different voltage conversion ratios. For certain voltage conversion ratios, SCC offers more savings than ER and vice versa. Therefore, in order to obtain the maximum energy savings, we can conclude that the proposed architecture that integrates both SCC and Asymmetric ER in a single capacitor bank is an efficient choice, since it offers much higher energy savings, the sum of both savings, with no extra hardware overhead.

VI. CONCLUSION

In this paper an on-chip reconfigurable switched capacitor voltage converter has been proposed, which targets ultra-low power applications with short active and long sleep period. Energy losses associated with sleep-to-active and activeto-sleep transitions have been minimized by the proposed converter. The additional energy saving has been provided during the transitions without sacrificing the energy efficiency during Continuous (active in conventional) phase. For sleep-to-active transition, the split-capacitor charging technique has been used to achieve a charging efficiency of 73.68%. Furthermore, in active-to-sleep transition before going to a long sleep period, asymmetric energy recycling technique has been employed to retrieve up to 75.42% of the capacitor's energy. An extensive range of simulations were carried out to show energy efficiency improvements, offered by the converter employing split-capacitor charging and energy recycling, over conventional switched capacitor voltage converter. The simulations have revealed 23.21% and 15.39% improvements in buck and boost conversion cases, respectively, for relatively short active periods.

APPENDIX I

This algorithm generates a list of SCC steps for capacitor sizes ranging from $N = 1$ to N_{max} , by sequentially going through all the entries $(N = 1$ to N_{max}).

```
Procedure SCC_Steps_Calculator (parameter Nmax )
{\bf f} for N = 1 to N_{max} //N<sub>max</sub> - maximum number of Capacitors.
 {
   SC_C = 0// Counter for SCC steps (Valid divisors).
   SC_{max,previous} = 0// SCC steps for last value of N.
   for C_{Div} = 1 to N //Current Divisor.
   {//Calculate SCC steps (valid divisors) for this
       entry
     if ((N \mod C_{Div}) == 0) //If this is a valid divisor
       Increment SCC //Increment SCC steps count
    }
   if SCC > SCmax,previous
   {//If this is the largest value SCC obtained
   so far.
     SC_{max,previous} = SC_C//Create new entry in the table.
     Table[index] = [SC_C, N]Increment index
    }
   else
   //Skip this entry
  }
}
```
The following algorithm generates all the asymmetric ER steps for a given size of capacitor bank (Total_Caps) and number of series capacitors in continuous-delivery step (NO_Series_Caps). A MATLAB code, verifying this algorithm, is available at:

• https://github.com/syedasmat/Asymmetric-ER

```
Procedure Get_Asym_ER_Steps (parameter Total_Caps,
                            NO_Series_Caps)
```

```
{
ER\Step = 1While (NO_Series_Caps <= Total_Caps)
{
 // Repeat as long as next ER configuration is possible
 // when number of req. Series caps > Total_Caps,
 // the next ER config. is not possible
 If (IsInteger(NO_Series_Caps))
  {
   // No charge sharing is needed, because
   // NO_Series_Caps is an integer
   // Either make a symmetric structure or,
   // make single branch of NO_Series_Caps
   NO_Leftover_Caps = Total_Caps
   While (NO_Series_Caps < NO_Leftover_Caps)
    {
     Make_a_branch(NO_Series_Caps)
     NO_Leftover_Caps = NO_Leftover_Caps − NO_Series_Caps
    }
   Increment ER_Step
   } //End of If (IsInteger (NO_Series_Caps))
   Else //of If (IsInteger (NO_Series_Caps))
 {
   // Charge sharing is needed, because
   // NO_Series_Caps is a fractional value
   If (NO\_Series\_Caps >= 2.5)NO T Caps = 1else
     NO_\textit{$-T$_\textit{$-$}Caps = 0// Num. of Bottom Left caps
   NO_BL_Caps = floor (NO_Series_Caps) − NO_T_Caps
   \frac{1}{\sqrt{2}} Num. of Bottom Righ Caps = NO BL Caps + 1
   // Minimum Num. of Required Capacitors
   Min\_NO\_Req\_Caps = NO\_T\_Caps + 2 \times NO\_BL\_Caps + 1// Num. of Leftover capacitors for use
     NO_LO_Caps = Total_Caps
     First\_Cap\_Id = 0While (Min_NO_Req_Caps <= NO_Leftover_Caps)
{
 //Charge Sharing Asymmetric config. is possible
 Make_CS_Struc(First_Cap_Id,NO_T _Caps, NO_BL_Caps)
 First_Cap_Id = First_Cap_Id + NO_T _Caps +NO_BL_Caps
 NO_LO_Caps = NO_LO_Caps − NO_T _Caps −NO_BL_Caps
 Increment ER_Step
   }
 } //End of else of If (Is Integer (NO_Series_Caps))
 No Series Caps = No Series Caps + 0.5} //End of While (NO_Series_Caps <= Total_Caps)
```

```
}
```
REFERENCES

- [1] D. Macko and K. Jelemenská, ''Self-managing power management unit,'' in *Proc. 17th Int. Symp. Design Diagnostics Electron. Circuits Syst.*, Apr. 2014, pp. 159–162.
- [2] V. W.-S. Ng and S. R. Sanders, "Switched capacitor DC-DC converter: Superior where the buck converter has dominated,'' Ph.D. dissertation, Dept. Eng. Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, USA, Dec. 2011.
- [3] Y. K. Ramadass and A. P. Chandrakasan, ''Voltage scalable switched capacitor DC-DC converter for ultra-low-power on-chip applications,'' in *Proc. IEEE Power Electron. Spec. Conf.*, Orlando, FL, USA, Jun. 2007, pp. 2353–2359.
- [4] S. R. Sanders, E. Alon, H.-P. Le, M. D. Seeman, M. John, and V. W. Ng, ''The road to fully integrated DC–DC conversion via the switchedcapacitor approach,'' *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4146–4155, Sep. 2013, doi: [10.1109/TPEL.2012.2235084.](http://dx.doi.org/10.1109/TPEL.2012.2235084)
- [5] G. V. Piqué, ''A 41-phase switched-capacitor power converter with 3.8 mV output ripple and 81% efficiency in baseline 90 nm CMOS,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers)*, San Francisco, CA, USA, Feb. 2012, pp. 98–100.
- [6] H.-P. Le, M. Seeman, S. R. Sanders, V. Sathe, S. Naffziger, and E. Alon, ''A 32 nm fully integrated reconfigurable switched-capacitor DC-DC converter delivering 0.55 W/mm² at 81% efficiency,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2010, pp. 210–211.
- [7] D. Kilani, M. Alhawari, B. Mohammad, H. Saleh, and M. Ismail, ''An efficient switched-capacitor DC-DC buck converter for self-powered wearable electronics,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 10, pp. 1557–1566, Oct. 2016, doi: [10.1109/TCSI.2016.2586117.](http://dx.doi.org/10.1109/TCSI.2016.2586117)
- [8] I. Vaisband, M. Saadat, and B. Murmann, ''A closed-loop reconfigurable switched-capacitor DC-DC converter for sub-mW energy harvesting applications,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 2, pp. 385–394, Feb. 2015, doi: [10.1109/TCSI.2014.2362971.](http://dx.doi.org/10.1109/TCSI.2014.2362971)
- [9] L. Chang, R. K. Montoye, B. L. Ji, A. J. Weger, K. G. Stawiasz, and R. H. Dennard, ''A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm² ,'' in *Proc. Symp. VLSI Circuits*, Honolulu, HI, USA, Jun. 2010, pp. 55–56.
- [10] D. El-Damak, S. Bandyopadhyay, and A. P. Chandrakasan, "A 93% efficiency reconfigurable switched-capacitor DC-DC converter using onchip ferroelectric capacitors,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2013, pp. 374–375.
- [11] S. Bang, A. Wang, B. Giridhar, D. Blaauw, and D. Sylvester, "A fully integrated successive-approximation switched-capacitor DC-DC converter with 31 mV output voltage resolution,'' in *IEEE Int. Solid- State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2013, pp. 370–371.
- [12] L. G. Salem and P. P. Mercier, "An 85%-efficiency fully integrated 15-ratio recursive switched-capacitor DC-DC converter with 0.1-to-2.2 V output voltage range,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2014, pp. 88–89.
- [13] B. Biisze et al., "Ultra low power programmable biomedical SoC for onbody ECG and EEG processing,'' in *Proc. IEEE Asian Solid-State Circuits Conf.*, Beijing, China, Nov. 2010, pp. 1–4.
- [14] M. Ashouei et al., "A voltage-scalable biomedical signal processor running ECG using 13pJ/cycle at 1 MHz and 0.4 V,'' in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2011, pp. 332–334.
- [15] M. T. Gerber and J. C. Rondoni, "Event triggered infection monitoring," U.S. Patent 7 976 534, Jul. 12, 2011.
- [16] M. Alioto, "Ultra-low power VLSI circuit design demystified and explained: A tutorial,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 3–29, Jan. 2012, doi: [10.1109/TCSI.2011.2177004.](http://dx.doi.org/10.1109/TCSI.2011.2177004)
- [17] S. Arslan, S. A. A. Shah, J.-J. Lee, and H. Kim, ''An energy efficient charging technique for switched capacitor voltage converters with lowduty ratio,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 65, no. 6, pp. 779–783, Jun. 2018, doi: [10.1109/TCSII.2017.2751146.](http://dx.doi.org/10.1109/TCSII.2017.2751146)
- [18] S. A. A. Shah, A. N. Ragheb, and H. Kim, ''Low-power voltage converter using energy recycling capacitor array,'' *J. Inf. Commun. Converg. Eng.*, vol. 15, no. 1, pp. 62–71, Mar. 2017.
- [19] M. Alioto, E. Consoli, and M. J. Rabaey, "EChO reconfigurable power management unit for energy reduction in sleep-active transitions,'' *IEEE J. Solid-State Circuits*, vol. 48, no. 8, pp. 1921–1932, Aug. 2013.
- [20] S. Nakata, H. Makino, J. Hosokawa, T. Yoshimura, S. Iwade, and Y. Matsuda, ''Energy efficient stepwise charging of a capacitor using a DC-DC converter with consecutive changes of its duty ratio,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 7, pp. 2194–2203, Jul. 2014.
- [21] M. Lee and J. Kim, ''Design of a 93% energy-efficient buck-type capacitor charger IC in 250-nm CMOS,'' *IEEE Trans. Ind. Appl.*, vol. 52, no. 4, pp. 3203–3211, Jul./Aug. 2016.
- [22] A. Khorami and M. Sharifkhani, ''General characterization method and a fast load-charge-preserving switching procedure for the stepwise adiabatic circuits,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 1, pp. 80–90, Jan. 2016.
- [23] S. Nakata, H. Makino, and Y. Matsuda, ''A new stepwise adiabatic charging circuit with a smaller capacitance in a regenerator than a load capacitance,'' in *Proc. IEEE 57th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, College Station, TX, USA, Aug. 2014, pp. 439–442.
- [24] M. Wieckowski, G. K. Chen, M. Seok, D. Blaauw, and D. Sylvester, ''A hybrid DC-DC converter for sub-microwatt sub-1V implantable applications,'' in *Proc. IEEE Symp. VLSI Circuits (VLSI)*, Jun. 2009, pp. 166–167.
- [25] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switchedcapacitor DC-DC converters,'' *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 841–851, Mar. 2008.

SYED ASMAT ALI SHAH received the B.S. degree in computer engineering from COMSATS University Islamabad, Abbottabad Campus, Pakistan, in 2007, and the M.S. degree in system-onchip from Linkoping University, Sweden, in 2012. He is currently pursuing the Ph.D. degree with the Electronics Engineering Department, Chungbuk National University, South Korea. He was an Assistant Professor with COMSATS University Islamabad, Abbottabad Campus until 2016. His

current research interests includes ultra-low power circuits, power management circuits, and SoC design.

SAAD ARSLAN received the B.S. degree in electronics engineering from COMSATS University Islamabad, Abbottabad Campus, in 2009, and the master's degree in electrical engineering from Linköping University, Sweden, in 2012, with a specialization in system-on-chip. He is currently pursuing the Ph.D. degree with Chungbuk National University, South Korea. He was an Entrepreneur/Design Engineer at Femto Devices and Solutions, Pakistan, before joining academia.

In summer of 2012, he joined COMSATS University Islamabad, where he was a Lecturer for four years. His current research interests focus on SC DC-DC converters, VLSI, and system-on-chip design. Previously, he was also involved in research on embedded systems, digital testing, and fault tolerant systems.

HYUNGWON KIM (M'95) received the B.S. and M.S. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology in 1991 and 1993, respectively, and the Ph.D. degree in electrical engineering and computer science from the University of Michigan, Ann Arbor, MI, USA, in 1999. In 1999, he joined Synopsys Inc., Mountain View, CA, USA, where he developed electronic design automation software. In 2001, he joined Broadcom Inc., San Jose, CA,

USA, where he developed various network chips, including a WiFi gateway router chip, a network processor for 3-G, and 10 gigabit ethernet chips. In 2005, he founded Xronet, Inc., a Korea-based wireless chip maker, where he was the CTO and the CEO and managed the company to successfully develop and commercialize wireless baseband and RF chips and software, including WiMAX chips supporting IEEE802.16e and WiFi chips supporting IEEE802.11a/b/g/n. Since 2013, he has been with Chungbuk National University, Cheongju, South Korea, where he is currently an Associate Professor with the Department of Electronics Engineering. His current research focuses cover the areas of sensor read-out circuits, touch screen controller SoC, wireless sensor networks, wireless vehicular communications, mixed signal SoC designs for low-power sensors, and bio-medical sensors.