

Received September 7, 2017, accepted October 2, 2017, date of publication October 11, 2017, date of current version November 7, 2017. *Digital Object Identifier* 10.1109/ACCESS.2017.2761905

High-Isolation CMOS T/R Switch Design Using a Two-Stage Equivalent Transmission Line Structure

CHENXI ZHAO[®], (Member, IEEE), YIPENG WU, HUIHUA LIU, YUNQIU WU, (Member, IEEE), AND KAI KANG[®], (Member, IEEE)

Department of Electrical Engineering, University of Electronic Science and Technology of China, Chengdu 611731, China Corresponding author: Chenxi Zhao (cxzhao@uestc.edu.cn)

This work was supported in part by the Scientific Research Foundation for the Returned Overseas Chinese Scholars, State Education Ministry, under Grant M16010201LXHG5002, and in part by the Fundamental Research Funds for the Central Universities under Grant ZYGX2015KYQD006.

ABSTRACT A fully integrated Ku-band transmit/receive (T/R) switch based on a two-stage equivalent transmission line structure has been designed using a 180-nm complementary metal-oxide-semiconductor (CMOS) process. An analysis shows a relation between the series inductance and turn-on resistance for high isolation. A stack structure with feed-forward capacitors was chosen as a means of improving the power-handling capability of the switch. A low insertion loss (IL) of the switch was achieved by eliminating series transistors. The measured minimum ILs of the switch in the transmitter (TX) and receiver (RX) modes are 2.7 dB and 2.3 dB, respectively. The measured isolations in the TX and RX modes are greater than 34 and 25 dB, respectively, from 15 to 18 GHz. The design reaches a measured input 1-dB power compression point (IP_1dB) of 22 dBm at 17 GHz. The switch achieves stringent isolation, insertion loss, and power-handling capability requirements along with the capability of full integration, demonstrating its great potential for use in fully integrated CMOS T/R chips.

INDEX TERMS CMOS transmit/receive (T/R) switch, lumped equivalent transmission line structure, insertion loss, isolation, power-handling capability, full integration.

I. INTRODUCTION

At present, increasing numbers of RF components are being integrated using the standard CMOS process to satisfy requirements of low cost and small size for wireless consumer markets. However, RF switches are still mainly realized using the gallium arsenide (GaAs) process [1], [2] or the silicon-on-insulator (SOI) CMOS process [3], [4] due to the insulation provided by GaAs substrates and the possibility of high resistivity of SOI substrates, which are beneficial for achieving high isolation and low insertion loss. This mix of processes for different components prevents integration progress toward a true single-chip radio. Furthermore, the high wafer costs of the GaAs process and the SOI CMOS process make it difficult to meet reduced cost requirements. Fueled by the recent explosion in wireless internet technologies, rapidly growing communication markets are driving the development of reliable, high-performance and economical RF systems on one chip. An RF CMOS switch has the natural advantages of a high integration capacity and a low cost, but its insertion loss and power-handling capability are severely limited by the conductivity of the silicon substrate and the low breakdown voltage of the transistor. Various switches have been implemented using CMOS process. Due to the limitation of the CMOS process and high IL, the operating bandwidth of conventional series-shunt switch is limited to low GHz application and hardly used in the millimeter-wave regime [5]. For high frequency applications, the loss due to shunt arm severely degrades the IL while the lack of shunt arm results in a low isolation [6]. To overcome this issue, the travelling-wave concept switch [7] and matchingnetwork switch [8] are widely used. In both switches, in order to enhance the isolation, $\lambda/4$ transmission lines are used to instead of series transistors. However, the $\lambda/4$ transmission lines occupy larger chip area. Moreover, the travelling-wave concept switch uses double-shunt transistors to get high isolation, whereas the double-shunt transistors increase the IL; the matching-network switch uses a shunt inductor to resonate out the parasitic capacitance of the transistor in the off-state to realize low IL, whereas only one shunt transistor does not guarantee enough isolation value [9].



FIGURE 1. Simplified small signal equivalent circuit models for MOSFETs under: (a) on-state. (b) off-state.

In this work, a Ku-band T/R switch based on an equivalent transmission line structure is designed using a 180 nm CMOS process. Equivalent transmission line is created by cascading series inductor, shunt capacitor and transistor's parasitic capacitance to synthesize a Π network which works as a equivalent $\lambda/4$ transmission line [10]. A two-stage Π structure is adopted to greatly improve the isolation. The double-shunt transistors in two-stage Π structure are absorbed into the impedance matching network to decrease IL. Stacked transistors with feed-forward capacitors are used to improve the power-handling capacity.

This paper is organized as follows. Section II evaluates the isolation and design of the proposed T/R switch. The results of experimental measurements are discussed in Section III. Finally, the paper is concluded in Section IV.

II. DESIGN AND ANALYSIS

Fig. 1 shows simplified small signal equivalent circuit models of MOSFETs under the on and off states [10]. C_{GS} , C_{GD} , C_{DS} , C_{DB} , C_{SB} and C_{GB} are parasitic capacitances of the transistor. For a transistor with a grounded source, when the gatesource voltage V_{gs} is higher than the threshold voltage V_{th} , the transistor is turned on and can be modeled as a small onresistance R_{on} as shown in Fig. 1(a). Otherwise, the transistor is turned off and functions as an off-capacitance C_{off} as shown in Fig. 1(b) [11]. The on-resistance R_{on} and off-capacitance C_{off} can be expressed depend on model parameters [6], [12].

$$R_{on} = \frac{1}{\mu_n C_{ar} \frac{W}{W} (V_{ar} - V_{ch})} \tag{1}$$

$$\mu_n C_{ox} \frac{1}{L} (V_{gs} - V_{lh})$$

$$C_{off} = C_{DS} + \frac{C_{GS} \times C_{GD}}{C_{GS} + C_{GD}}$$
(2)

 C_{ox} denotes the gate capacitance per unit area, W and L is the width and length of transistor respectively.

Given this on-off nature of the transistor, the conventional T/R switch structure using a $\lambda/4$ transmission line [8] can be replaced with the equivalent transmission line structure to reduce the chip size [10]. Fig. 2(a) presents the developed switch schematic based on lumped element Π networks, in which the influence of parasitic junction capacitance is decreased to achieve satisfactory performance [13]. The module can be switched between the TX and RX modes with suitable control of the operating conditions of the transistors M_1 and M_2 . In the TX mode, as shown in Fig. 2(b), the transistor M_1 is turned off and modeled as an off-capacitance $C_{off 1 1}$. Therefore, the transistor M_1 , together with $L_{1,1}$ and $C_{1,1}$, acts as a equivalent $\lambda/4$ transmission line to allow the transmitted signal from the Tx port to pass through it to the antenna port. At the same time, the transistor M_2 operates in the opposite condition and is regarded as a on-resistance R_{on2} 1. The inductor L_{2_1} and the capacitor C_{2_1} form a parallel resonant tank that prevents the transmitted signal from leaking into the Rx port. The capacitors C_{1_1} and C_{2_1} can be merged into a single shunt capacitor C for their parallel connection. The entire circuit in the TX mode consists of a series of equivalent Π networks connected to a parallel resonant tank. The same approach can be used to analyze the operation in the RX mode, as shown in Fig. 2(c).

A. ISOLATION ANALYSIS OF A ONE-STAGE Π-TYPE T/R SWITCH

The Tx port of the switch is usually connected to a power amplifier (PA), and the Rx port is usually connected to a low noise amplifier (LNA). In the TX mode, to protect the LNA, the power leaking into the Rx port should be no more than the maximum allowed input power of the LNA; meanwhile, the transmitted signal is typically at a high power level. For this reason, the T/R switch should have high isolation between the Tx and Rx ports. Fig. 2(b) and (c) show the equivalent circuits for the estimation of the isolation in the TX mode and RX mode, respectively. In Fig. 2(b), for easy evaluation of the isolation of the switch, under the assumption that the Π network in the Tx-Antenna branch functions as a $\lambda/4$ T-line with a characteristic impedance of Z_0 and the antenna port is terminated with a matched impedance Z_0 , the three-port network is transformed into a two-port network. Therefore, the isolation of the switch in the TX mode can be calculated as follows:

$$ISO = -20 \log \left| \frac{V_{out_TX}}{V_{in_TX}} \right|$$
(3)

The relationship between V_{out_TX} and V_{in_TX} can be expressed by using an ABCD matrix, as shown in (4) and (5), as shown at the bottom of the next page:

$$\begin{bmatrix} V_{out_TX} \\ I_{out_TX} \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} V_{in_TX} \\ I_{in_TX} \end{bmatrix}$$
(4)



FIGURE 2. Switch schematics based on one-stage II networks: (a) Small-signal equivalent circuit. (b) Small-signal equivalent circuit in the TX mode. (c) Small-signal equivalent circuit in the RX mode.

Because the inductor L_{2_1} and the capacitor C_{2_1} form a parallel resonant tank at the operating frequency,

$$\omega L_{2_1} \approx \frac{1}{\omega C_{2_1}} \approx Z_0 \tag{6}$$

The ABCD matrix given in (5) can be simplified to

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} 1 + \frac{j\omega L_{2_{-1}}}{R_{on2_{-1}}} & j\omega L_{2_{-1}} \\ \frac{1}{Z_0} + \frac{j\omega L_{2_{-1}}}{Z_0 R_{on2_{-1}}} + j\omega C_{2_{-1}} & \frac{j\omega L_{2_{-1}}}{Z_0} \end{bmatrix}$$
(7)

Thus, the isolation in (3) is calculated as follows:

$$ISO = -20 \log \left| \frac{V_{out_TX}}{V_{in_TX}} \right|$$

= $-20 \log \left| \frac{2}{A + B/Z_0 + CZ_0 + D} \right|$
= $-20 \lg 2 + 20 \lg \left| 2 + j(\frac{2\omega L_{2_-1}}{R_{on2_-1}} + \frac{2\omega L_{2_-1}}{Z_0} + \omega C_{2_-1} Z_0) \right|$
 $\approx 20 \lg \frac{\omega L_{2_-1}}{R_{on2_-1}}$ (8)

The isolation value depends on the ratio of the impedance of inductor L_{2_1} to the on-resistance R_{on2_1} of the transistor,

namely, $\omega L_{2_1}/R_{on2_1}$. At 16.5 GHz, when the antenna terminal impedance Z_0 is 50 Ω ,

$$\begin{cases} C_{off 1_1} = C_{1_1} = C_{2_1} = 193 \quad fF \qquad (9) \\ L_{1_1} = L_{2_1} = 483 \quad pH \qquad (10) \end{cases}$$

For the 180 nm bulk CMOS process used in the design, in order to realize an off-capacitance value $C_{off 1_1}$ of 193 fF, the total gate width of M_1 is chosen to be 192 μm , with a gate length of 180 nm. Due to the symmetry of the switch in the TX and RX modes, as shown in Fig. 2(b) and (c), the total gate width of M_2 is also 190 μm , corresponding to an R_{on2_1} of 4 Ω . Therefore, the isolation result as expressed in (8) is usually approximately 20~24 dB at 16.5 GHz, which is not sufficiently high to protect the LNA. In general, the isolation of a T/R switch in the TX mode is required to be greater than 30 dB [9], [14], [15].

B. ISOLATION ANALYSIS OF A TWO-STAGE Π-TYPE T/R SWITCH

To increase the isolation between the Tx and Rx ports in the TX mode, a design for a two-stage Π -type T/R switch is proposed, as shown in Fig. 3(a). Because of the use of two-stage

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 1/Z_0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ j\omega C_{2,1} & 1 \end{bmatrix} \begin{bmatrix} 1 & j\omega L_{2,1} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ 1/R_{on2_{-1}} & 1 \end{bmatrix}$$
$$= \begin{bmatrix} 1 + \frac{j\omega L_{2,1}}{R_{on2_{-1}}} & j\omega L_{2,1} \\ \frac{1}{Z_0} + \frac{j\omega L_{2,1}}{Z_0 R_{on2_{-1}}} + j\omega C_{2,1} + \frac{1 - \omega^2 L_{2,1} C_{2,1}}{R_{on2_{-1}}} & 1 - \omega^2 L_{2,1} C_{2,1} + \frac{j\omega L_{2,1}}{Z_0} \end{bmatrix}$$
(5)



FIGURE 3. Switch schematics based on two-stage II networks: (a) Small-signal equivalent circuit. (b) Small-signal equivalent circuit in the TX mode. (c) Small-signal equivalent circuit in the RX mode.

 Π networks while the inductor L_{3_2} and the capacitor C_{2_2} form a parallel resonant tank at the operating frequency, the following expressions hold:

$$R_{on4_2} = 2R_{on3_2} \tag{11}$$

$$\begin{cases} L_{3,2} \approx L_{4,2} \tag{12} \end{cases}$$

$$\omega^2 L_{3_2} C_{2_2} \approx 1$$
 (13)

The ABCD matrix for Fig. 3(b) as expressed in (14), as shown at the bottom of this page, is still used to calculate the isolation. Thus, the isolation for Fig. 3(b) is calculated as follows:

$$ISO = -20 \log \left| \frac{V_{out_TX}}{V_{in_TX}} \right|$$

= -20 log $\left| \frac{2}{A + B/Z_0 + CZ_0 + D} \right|$
 $\approx -20 \lg 2 + 20 \lg \left| \frac{4\omega^2 L_{3_2}^2}{R_{on4_2}^2} \right|$
= 20 lg 2 + 40 lg $\frac{\omega L_{3_2}}{R_{on4_2}^2}$ (15)

The Π networks in Fig. 2(b) and Fig. 3(b) have the same characteristic impedance Z_0 ; therefore,

$$\{ L_{2_1} = L_{3_2}$$
 (16)

$$R_{on2_1} = R_{on4_2} \tag{17}$$

As seen from a comparison of (8) and (15), the two-stage Π -type T/R switch has a better isolation value, which is $20lg(\omega^*L_2/R_{on2})$ larger than that of its one-stage Π -type counterpart. The IL and isolation between two configurations using 180 nm triple-well CMOS technology have been simulated with the Agilent's simulation software advanced design system (ADS). As shown in Fig. 4, between 14 and 25 GHz, although the IL of two-stage Π -type configuration is 0.8 dB larger than one-stage configuration, the two-stage configuration has an isolation value that is $20 \sim 25$ dB higher than that of its one-stage counterpart which is in agreement with the theoretical calculations. Switches have a trade-off between insertion loss and isolation. The two-stage configuration has high isolation at the cost of an insertion loss higher than that of the one-stage configuration. Between the desired

$$\begin{bmatrix} A & B \\ C & D \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 1/Z_0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ j\omega C_{2,2} & 1 \end{bmatrix} \begin{bmatrix} 1 & j\omega L_{3,2} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ 1/R_{on3,2} & 1 \end{bmatrix} \begin{bmatrix} 1 & j\omega L_{4,2} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 \\ 1/R_{on4,2} & 1 \end{bmatrix}$$
$$= \begin{bmatrix} 1 + \frac{4j\omega L_{3,2}}{R_{on4,2}} - \frac{2\omega^2 L_{3,2}^2}{R_{on4,2}^2} & 2j\omega L_{3,2} - \frac{2\omega^2 L_{3,2}^2}{R_{on4,2}^2} \\ \frac{4j\omega L_{3,2}/Z_0}{R_{on4,2}} + \frac{1}{Z_0} - \frac{1}{R_{on4,2}} + j\omega C_{2,2} - \frac{2\omega^2 L_{3,2}^2/Z_0}{R_{on4,2}^2} & -1 + \frac{2j\omega L_{3,2}}{Z_0} - \frac{2\omega^2 L_{3,2}^2}{Z_0 R_{on4,2}} \end{bmatrix}$$
(14)



FIGURE 4. Simulated isolation and IL results for the two-stage Π -type and one-stage Π -type configurations.

frequency 15-17 GHz, in order to achieve larger than 30 dB isolation value, the two-stage Π -type configuration is chosen with an acceptable IL around 2.5 dB [16].

C. IMPROVEMENT OF THE POWER-HANDLING CAPABILITY

The power-handling capability is the main bottleneck for a T/R switch fabricated using the standard CMOS process. In the TX mode, the switch needs to be able to handle a high transmitted power. Therefore, the stacked transistors technique is used to prevent undesirable channel formation and to enable the switch to withstand higher voltage swings by dividing the large voltage swing at the antenna port between two transistors, which is beneficial for achieving a low breakdown voltage in standard CMOS devices [17].

The linearity of the switch is decided by two kinds of voltage level limitations. One is the threshold voltage and the other is the breakdown voltage [18]. The V_{ds} of each stacked transistors should be smaller than the breakdown voltage for reliable operation. But due to the gate coupling effect and the substrate coupling effect, the voltage cannot be evenly distributed on each transistor. Under normal conditions, the transistor nearer to the input source is subjected to a larger voltage swing than the other one. As shown in Fig. 5(a), the peakto-peak voltage swing across M_{11} is around 3.6 V which is 1.2 V higher than that across M_{12} . This uneven distribution increases the risk of damage to the transistor nearer to the input source due to exceeding the highest breakdown voltage. As a result, the linearity and power-handling capability of the switch degrades. To realize an even voltage distribution, feedforward capacitors (FFCs) C_{f1} and C_{f2} , as shown in Fig. 3, are used to increase the conductance across the gate and drain of the first transistors, M_{11} and M_{21} [19], [20]. Fig. 5 shows a comparison of the simulated results with and without FFCs. With the help of FFCs of 288 fF, the voltage drop difference between transistors M_{11} and M_{21} is reduced from 1.2 V to 0.4 V at 16 GHz, indicating that an even voltage distribution is



FIGURE 5. Simulation comparison between voltage drops on each stacked transistors: (a) without FFC and (b) with FFC.

realized. This modification of the voltage distribution enables the stack to endure a larger voltage drop before the breakdown of the first transistor. Meanwhile, due to the elimination of series transistors in the entire circuit, an effective trade-off between a high power-handling capability in the TX mode and a low insertion loss in the RX mode can be achieved.

III. EXPERIMENTAL RESULTS

The proposed T/R switch based on the two-stage Π -type configuration was implemented using standard 180 nm triple-well CMOS technology. The buried deep N-well in triple-well process separates the body of nMOS from the substrate [21]. Therefore, the substrate coupling effect can be reduced. At the same time, the added deep N-well layer creates two pn-junction diodes to prevent a breakdown in isolation between the p-well, deep n-well and p-substrate [22]. For compact chip size and high isolation, the off-state capacitance value used to constitute equivalent $\lambda/4$ transmission

IEEEAccess



FIGURE 6. Microscopic image of the fabricated T/TR switch chip.



FIGURE 7. Photograph of the T/TR switch chip test bench.

lines should be decided firstly. The off-state capacitance value of 193 fF is chosen that equal to 50 Ω at 16 GHz. Then, the balance between the power-handling capability and IL should be made. The T/R switch needs to undergo high output power in the TX mode and achieve low IL in the RX mode, respectively. The stacked structure increases the power-handling capability with inevitable drawback of IL increasing. So the stacked structure is only employed in the TX channel. Finally, a trade-off is needed to consider between linearity and isolation. In order to improve the linearity, the FFCs are used. But large FFCs increase the total conductance of the stack that degrades the isolation [19]. Therefore, the FFCs of 288 fF are chosen to make a balance between the linearity and isolation. Table 1 lists the transistor dimensions and passive element values of the proposed T/R switch.

The fabricated CMOS T/R switch, as shown in Fig. 6, had a die area of 625 $\mu m * 725 \mu m$, including three sets of ground-signal-ground (GSG) pads and one set of pass-ground-pass (PGP) pads. Measurements were conducted on the chip using a vector network analyzer and a Cascade probe



FIGURE 8. Measured versus simulated return loss results in (a) TX mode and (b) RX mode.

TABLE 1. Circuit element values of the proposed T/R switch.

Circuit Element	Element Value
M_{11}, M_{12}	384 μm / 180 nm
M_{21}, M_{22}	768 μm / 180 nm
M_3	384 μm / 180 nm
M_4	192 μm / 180 nm
$L_{1_2}, L_{2_2}, L_{3_2}, L_{4_2}$	475 nH
C_{f1}, C_{f2}	$288 \ fF$
C	370 <i>fF</i>
$V_{C_T_2}$	1.8 V (on), 0 V (off)
$V_{C_R_2}$	1.8 V (on), 0 V (off)

station, as shown in Fig. 7. Limited by the test conditions, the parameters of the switch in different modes were obtained only by applying a pair of RF probes to two ports, with



FIGURE 9. Measured versus simulated insertion loss results in the TX mode and the RX mode.

one idle open port, which should have been set to 50 Ω . Therefore, the measured results will differ from those in the case of a 50 Ω load termination, especially the isolation results. However, from a comparison of the measured and simulated results, the performance of the T/R switch can be deduced. Such comparisons were performed between the measured results, simulated two-port results with an idle open port and simulated three-port results with the remaining port terminated at 50 Ω .

The return losses in both modes, as shown in Fig. 8, are better than 10 dB at 15-22 GHz. When simulated IL, no matter the third port is opened or connected to 50 Ω , it is shorted by adjacent small on-resistance R_{on4} 2 or R_{on1} 2 as shown in Fig. 3(b) and (c) that is only 4 Ω . Therefore, the two-ports and three-ports simulated IL results are the same. As shown in Fig. 9, from 15 to 18 GHz, the measured RX-mode IL (between the Ant and Rx ports) is approximately 2.3 dB, and the TX-mode IL (between the Ant and Tx ports) is 2.7 dB, consistent with the simulation. The measured isolations in the RX and TX modes are plotted in Fig. 10, from which isolations of 25 dB in the RX mode and 34 dB in the TX mode are observed. The measured isolations in both modes are close to those simulated under the two-port condition because of the identical load conditions but show a discrepancy from the simulated three-port condition. The potential cause of this discrepancy is that the transmitted or received power that should have mainly gone into the port with the 50 Ω load is instead reflected back because of the idle open port and leaks into the isolation port. Therefore, the measured isolation of the switch is 6 dB worse than that simulated under the three-port condition. In practical application, all of the switch ports will be matched to bring the isolation results closer to those simulated under the three-port condition. The measured Pout values in the TX mode are plotted versus Pin in Fig. 11, from which an IP_{1dB} of 22 dBm at 17 GHz can be extracted.



FIGURE 10. Measured versus simulated isolation results in the TX mode and the RX mode.



FIGURE 11. Measured IP_{1dB} results at 17 GHz.

The performance of the proposed T/R switch is summarized in Table 1 together with the performance characterizations of other reported CMOS switches. Compared with the others, the T/R switch designed here demonstrates an acceptable insertion loss, high isolation and good powerhandling capability. It is recognized that the IL performance of this work is a little higher for high efficiency RF transceiver applications. In order to realize full integrated transceiver and achieve low-cost, some sacrifices in circuit performance may be inevitable [27]. This is the price to pay for minimum size and cost using CMOS process, particularly using low-cost 180 nm process with ft/fmax of 53 GHz /56 GHz [28]. When the advanced process such as $0.13-\mu m$, 90 nm, and 65 nm CMOS process used to realize this high isolation switch, as the channel length of CMOS transistor becomes smaller, the on-resistance R_{on} decreases and results in lower IL [8]. Because of ease integration, the high-isolation T/R switch designed here has been integrated in the Ku band 4-element phased array transceiver [29].

TABLE 2.	Comparison of	of the proposed	Ku-band cmos	T/R switch with	other reported works.
----------	---------------	-----------------	--------------	-----------------	-----------------------

Ref	Process	Freq (GHz)	IL (dB)	ISO (dB)	ISO-IL	IP_{1dB} (dBm)	Return Loss	Chip Size (mm^2)	Topology
	(UIIZ)	(ub)	(0D)	(0D)	(ubiii)	(ub)	(11111)		
[23] 0.18-µm BiCMOS	0.18-um BiCMOS	17 2-27 3	>4.5 (RX)	>16 (RX)	>11.5 (RX)	15 4@24 GHz	-8	1.15	I C networks
	17.2-27.3	>6.7 (TX)	>18.2 (TX)	>11.5 (TX)	15.4@24 0112	~ 0	1.15	EC networks	
[24]	45-nm SOI CMOS	14-18	0.6-0.78	15-18	14.4-17.2	31.5@14 GHz	<-15	0.009^{*}	Stacked transistors
[25] 90-nm triple-well CMOS	00 nm triple well CMOS	24	3.5 (RX)	16 (RX)	12.5 (RX)	28 7@24 GHz	< 7	0.0176*	Electing well
	24	3.4 (TX)	22 (TX)	19.6 (TX)	28.7@24 GHZ	<-1	0.0176	Floating wen	
[26]	0.13-µm CMOS	15	1.8 (TX)	17.8	16	21.5@15 GHz	<-7	0.25	Impedance transformer
This work 0.	0.18 - μm triple-well CMOS	15.19	>2.3 (RX)	>25 (RX)	>22.7 (RX)	22@17 GHz	<-10 (RX)	0.45	2-stage П-type networks
		15-16	>2.7 (TX)	>34 (TX)	>31.3 (TX)		<-10 (TX)		

* Core area size without testing pads.

IV. CONCLUSION

The Ku-band T/R switch topology has been presented and analysed. The switch based on equivalent transmission line structure absorbs parasitic capacitors into the impedance matching structure. Since the developed switch achieves high isolation and good power-handling capability, it can be easily customized to integrate with other components using the standard CMOS process to realize a T/R module on one chip.

REFERENCES

- L. Zhao, W. F. Liang, J. Y. Zhou, and X. Jiang, "Compact 35-70 GHz SPDT switch with high isolation for high power application," *IEEE Microw. Wireless Compon. Lett.*, vol. 27, no. 5, pp. 485–487, May 2017.
- [2] W.-T. Fang, C.-H. Chen, and Y.-S. Lin, "2.4-GHz absorptive MMIC switch for switched beamformer application," *IEEE Trans. Microw. The*ory Techn., vol. 65, no. 10, pp. 3950–3961, Apr. 2017.
- [3] B. Yu et al., "Ultra-wideband low-loss switch design in high-resistivity trap-rich SOI with enhanced channel mobility," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 10, pp. 3937–3949, May 2017.
- [4] B. Yu et al., "DC 30-GHz DPDT switch matrix design in high resistivity trap-rich SOI," *IEEE Trans. Microw. Theory Tech.*, vol. 64, no. 9, pp. 861–870, Sep. 2017.
- [5] S. F. Chao, H. Wang, C. Y. Su, and J. G. J. Chern, "A 50 to 94-GHz CMOS SPDT switch using traveling-wave concept," *IEEE Microw. Wireless Compon. Lett.*, vol. 17, no. 2, pp. 130–132, Feb. 2007.
- [6] Q. Li and Y. P. Zhang, "CMOS T/R switch design: Towards ultra-wideband and higher frequency," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 563–570, Mar. 2007.
- [7] A. Tomkins, P. Garcia, and S. P. Voinigescu, "A passive W-band imaging receiver in 65-nm bulk CMOS," *IEEE J. Solid-State Circuits.*, vol. 44, no. 10, pp. 1981–1991, Oct. 2010.
- [8] M. Uzunkol and G. Rebeiz, "A low-loss 50-70 GHz SPDT switch in 90 nm CMOS," *IEEE J. Solid-State Circuits.*, vol. 45, no. 10, pp. 2003–2007, Oct. 2010.
- [9] C. W. Byeon and C. S. Park, "Design and analysis of the millimeter-wave SPDT switch for TDD applications," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 8, pp. 2858–2864, Aug. 2013.
- [10] Y. Jin and C. Nguyen, "Ultra-compact high-linearity high-power fully integrated DC–20-GHz 0.18-µm CMOS T/R switch," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 1, pp. 30–36, Jan. 2007.
- [11] R. Shu, J. Li, A. Tang, B. J. Drouin, and Q. J. Gu, "Coupling-inductorbased hybrid mm-wave CMOS SPST switch," *IEEE Trans. Circuits Syst. II, Exp. Briefs.*, vol. 64, no. 4, pp. 367–371, Apr. 2017.
- [12] D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York, NY, USA: Wiley, 1997.
- [13] J. He, Y.-Z. Xiong, and Y. P. Zhang, "Analysis and design of 60-GHz SPDT switch in 130-nm CMOS," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 10, pp. 3113–3119, Oct. 2012.
- [14] E. Ozeren et al., "A wideband high isolation CMOS T/R switch for X-band phased array radar systems," in Proc. IEEE 16th Topical Meet. Silicon Monolithic Integr. Circuits RF Syst. (SiRF), Jan. 2016, pp. 67–69.

- [15] K. Yamamoto *et al.*, "A 2.4-GHz-band 1.8-V operation single-chip Si-CMOS T/R-MMIC front-end with a low insertion loss switch," *IEEE J. Solid-State Circuits*, vol. 36, no. 8, pp. 1186–1197, Aug. 2001.
- [16] E. Cohen, C. Jakobson, S. Ravid, and D. Ritter, "A bidirectional TX/RX four-element phased array at 60 GHz with RF-IF conversion block in 90-nm CMOS process," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 5, pp. 1438–1446, May 2010.
- [17] H. Xu and K. K. O, "A 31.3-dBm bulk CMOS T/R switch using stacked transistors with sub-design-rule channel length in floated p-wells," *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2528–2534, Nov. 2007.
- [18] M. Ahn, H. W. Kim, C. H. Lee, and J. Laskar, "A 1.8-GHz 33-dBm P0.1-dB CMOS T/R switch using stacked FETs with feed-forward capacitors in a floated well structure," *IEEE Trans. Microw. Theory Techn.*, vol. 57, no. 11, pp. 2661–2670, Nov. 2009.
- [19] X. S. Wang and C. P. Yue, "A dual-band SP6T T/R switch in SOI CMOS with 37-dBm P_{-0.1dB} for GSM/W-CDMA handsets," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 4, pp. 861–870, Apr. 2014.
- [20] X. S. Wang *et al.*, "Concurrent design analysis of high-linearity SP10T switch with 8.5 kV ESD protection," *IEEE J. Solid-State Circuits*, vol. 49, no. 9, pp. 1927–1941, Sep. 2014.
- [21] P. Sun and P. Liu, "Analysis of parasitic effects in triple-well CMOS SPDT switch," *Electron. Letters.*, vol. 49, no. 11, pp. 706–708, May 2013.
- [22] A. Poh and Y. P. Zhang, "Design and analysis of transmit/receive switch in triple-well CMOS for MIMO wireless systems," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 3, pp. 458–466, Mar. 2007.
- [23] Y. Um and C. Nguyen, "A millimeter-wave CMOS dual-bandpass T/R switch with dual-band LC network," *IEEE Microw. Wireless Compon. Lett.*, vol. 27, no. 7, pp. 654–656, Nov. 2017.
- [24] C. Li, G. Freeman, M. Boenke, N. Cahoon, U. Kodak, and G. Rebeiz, "1 W<0.9 dB IL DC-20 GHz T/R switch design with 45 nm SOI process," in *Proc. IEEE 17th Topical Meet. Silicon Monolithic Integr. Circuits RF Syst. (SiRF)*, Apr. 2017, pp. 57–59.
- [25] P. Park, D. H. Shin, and C. P. Yue, "High-linearity CMOS T/R switch design above 20 GHz using asymmetrical topology and AC-floating bias," *IEEE Trans. Microw. Theory Techn.*, vol. 57, no. 4, pp. 948–956, Apr. 2009.
- [26] Z. Li and K. K. O, "15-GHz fully integrated nMOS switches in a 0.13-µm CMOS process," *IEEE J. Solid-State Circuits.*, vol. 40, no. 11, pp. 2323–2328, Nov. 2005.
- [27] D. Lee, J. Lee, and C. Nguyen, "Concurrent dual K/Ka-band T/R/calibration switch module with quasi-elliptic dual-bandpass frequency response implementing metamaterial transmission line and negative resistance," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 2, pp. 585–598, Feb. 2016.
- [28] S. Wang, K.-H. Tsai, K.-K. Huang, S.-X. Li, H.-S. Wu, and C.-K. C. Tzuang, "Design of X-band RF CMOS transceiver for FMCW monopulse radar," *IEEE Trans. Microw. Theory Techn.*, vol. 57, no. 1, pp. 61–70, Jan. 2009.
- [29] X. Zhang et al., "A Ku band 4-element phased array transceiver in 180 nm CMOS," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Honolulu, HI, USA, Jun. 2017, pp. 1595–1598.

CHENXI ZHAO (M'14) received the B.S. and M.S. degrees in electrical engineering from the University of Electronic Science and Technology of China, Chengdu, China, in 2004 and 2007, respectively, and the Ph.D. degree in electrical engineering from the Pohang University of Science and Technology, Pohang, South Korea, in 2014.

From 2008 to 2009, he was with the 10th institute of China Electronic and Technological Group, Chengdu, where he was involved with the design and research of pulse power amplifier for wireless communication applications. Since 2014, he has been an Associate Professor with the School of Electronic Engineering, University of Electronic Science and Technology of China.

His major research interests include RF CMOS device modeling, CMOS RF transceivers, and power amplifier design for millimeter wave application.

YIPENG WU received the B.S. degree in electrical engineering from the Shaanxi University of Science and Technology, Xi'an, China, in 2014. He is currently pursuing the M.S. degree with the University of Electronic Science and Technology of China, Chengdu, China.

His current research interests include active/passive circuit design for millimeter wave application.

HUIHUA LIU received the B.S. degree in electrical and mechanical engineering from the China University of Petroleum, Beijing, China, in 1999, and the M.S. degree in electrical engineering from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2006, where he is currently pursuing the Ph.D. degree. Since 2011, he has been with the School of Microelectronics and Solid State Electronics, UESTC.

His major research interests include digital integrated circuit design, high speed clock and data recovery, and A/D–D/A converters.

YUNQIU WU (M'11) received the B.S. and Ph.D. degrees from the University of Electronic Science and Technology of China (UESTC), Chengdu, China, in 2004 and 2009, respectively. From 2009 to 2012, she was with UESTC, as a Lecturer. She was involved in research on microwave parameter measurement of thin film materials. From 2012 to 2013, she held a post-doctoral position at the Technique University of Denmark, where she studied on design and parameter extraction of left-hand materials. She is currently with UESTC as an Associate Professor.

Her current research interests include characterizing the microwave parameters of materials and IC device de-embedding and modeling.

KAI KANG (M'08) received the B.Eng. degree in electrical engineering from Northwestern Polytechnical University, China, in 2002, and the joint Ph.D. degree from the National University of Singapore, Singapore, and the École Supérieure d'électricité, France, in 2008.

From 2006 to 2010, he was a Senior Research Engineer with the Institute of Microelectronics, A*STAR, Singapore. From 2009 to 2010, he was an Adjunct Assistant Professor with the National University of Singapore. From 2010 to 2011, he was a Principle Engineer with Global Foundries. Since 2011, he has been with the University of Electronic Science and Technology of China, where he is currently a Professor and an Associate Dean of the School of Electronic Engineering. His research interests are RF and mmwave integrated circuits design and modeling of on-chip devices.

He has authored or co-authored over 80 international referred journal and conference papers. He was a co-recipient of the Best Paper Award in the IEEE RFIT 2009. He served as the Chapter Chair for the IEEE Solid State Circuits Society Chengdu Chapter.