

<span id="page-0-7"></span>Received 30 March 2024, accepted 2 May 2024, date of publication 8 May 2024, date of current version 17 May 2024.

*Digital Object Identifier 10.1109/ACCESS.2024.3398290*

## **WE RESEARCH ARTICLE**

# A Fast-Transient Output-Capacitor-Less Low-Dropout Regulator With Direct-Coupled Slew Rate Enhancement

### SHAO-KU KAO<sup>©[1](https://orcid.org/0000-0002-8296-7658),2</sup>, (Member, IEEE[\), JI](https://orcid.org/0000-0002-1308-3197)A[N](https://orcid.org/0000-0002-1359-6339)-JIUN CHEN<sup>©1</sup>, CHIEN-HUNG LIAO<sup>2</sup>, YU-JEN LU<sup>3,4</sup>, AND JER-CHYI WANG<sup>®3,5,6</sup>

<sup>1</sup>Department of Electrical Engineering, Chang Gung University, Taoyuan 33302, Taiwan

<sup>2</sup>Department of Trauma and Emergency Surgery, Chang Gung Memorial Hospital, Taoyuan 33305, Taiwan

<sup>3</sup>Department of Neurosurgery, Chang Gung Memorial Hospital, Taoyuan 33305, Taiwan

<sup>4</sup>School of Traditional Chinese Medicine, Chang Gung University, Taoyuan 33302, Taiwan

<sup>5</sup>Department of Electronic Engineering, Chang Gung University, Taoyuan 33302, Taiwan

<sup>6</sup>Department of Electronic Engineering, Ming Chi University of Technology, New Taipei City 243303, Taiwan

Corresponding author: Jer-Chyi Wang (jcwang@mail.cgu.edu.tw)

This work was supported in part by the National Science and Technology Council under Contract NSTC 112-2221-E-182-062-MY3 and Contract NSTC 112-2221-E-182-063-MY2; and in part by the Chang Gung Memorial Hospital, Linkou, Taiwan, under Contract CMRPD2L0021, Contract CMRPD2M0101, Contract CMRPD2M0102, and Contract BMRPA74.

**ABSTRACT** An output capacitorless low-dropout (OCL-LDO) regulator with a direct-coupled slew rate enhancement (DCSRE) technique. This paper proposes a low-dropout regulator with a simple structure, fast transient response, and the ability to reduce overshoot and undershoot, suitable for system-on-chip (SOC) integration. Instead of a high-pass filter, an error amplifier is used to couple the transient signal to achieve better transient response with higher current efficiency and no significant increase in chip area and power consumption, eliminating the tradeoff with the high-pass filter cutoff frequency and simplifying design considerations. Furthermore, the proposed technique would not affect other characteristics of the LDO regulator such as stability, frequency compensation, line regulation, and load regulation. In addition, the analysis is carried out for the case of many poles and zeros in the unity-gain bandwidth (GBW). From the measurement result, the proposed LDO regulator regulated the output voltage at 1 V from the input range 1.8V up to 3.3V, with 28.8 $\mu$ A quiescent. The output voltage recovers in 0.23 $\mu$ s at a voltage spike of less than 43.5mV, where the load current switches from  $100\mu$ A to 100mA in 100ns. The LDO regulator is fabricated in a  $0.18 \mu$ m CMOS process with a core area of  $0.0174$ mm<sup>2</sup>.

**INDEX TERMS** Fast transient, overshoot reduce, undershoot reduce, slew rate enhance, direct-coupled, low-dropout (LDO) regulator, output capacitorless.

#### <span id="page-0-0"></span>**I. INTRODUCTION**

The OCL-LDO regulator  $[1]$ ,  $[2]$ , and  $[3]$  is a widely used power management IC in practical applications and a promising area of research. It offers advantages over the output capacitor-less low-dropout (OCL-LDO) regulator [\[4\],](#page-15-3) [\[5\], an](#page-15-4)d [\[6\], su](#page-15-5)ch as easy integration with other circuits, fewer

<span id="page-0-5"></span><span id="page-0-4"></span>The associate editor coordinating the review of this manuscript and approving it for publication was Zhehan Yi<sup>1</sup>[.](https://orcid.org/0000-0003-4866-7499)

<span id="page-0-6"></span><span id="page-0-3"></span><span id="page-0-2"></span><span id="page-0-1"></span>parasitic effects of wire bonds, and faster transient response. However, designing the stability compensation is relatively more difficult and complex. On the other hand, the excessive overshoot and undershoot caused by the capacitor-less design is also a shortcoming of the OCL-LDO regulator that needs to be improved. Improvements can be made in three ways to ameliorate the problem of excessive voltage variations during transients. Firstly, to improve the  $f_{-3dB}$  bandwidth [\[7\],](#page-15-6) due to the faster response to high frequency with larger

<span id="page-1-0"></span>

**FIGURE 1.** Capacitive-coupled slew rate enhancement circuits.

<span id="page-1-4"></span><span id="page-1-3"></span>bandwidth, and the shorter response time of the system in the time domain, the whole system can respond earlier to voltage variations caused by the output, which not only shortens the transient time, but also reduces the transient voltage variations caused by the load transition. Secondly, the LDO regulator is designed as an overdamped system to reduce transient voltage variations. This typically involves stability compensation [\[8\],](#page-15-7) [\[9\],](#page-15-8) [\[10\],](#page-15-9) [\[11\]. T](#page-15-10)hirdly, to increase the slew rate of the LDO regulator  $[12]$ ,  $[13]$ , the subsequent problem is that the quiescent current would increase. In the previous literature such as  $[14]$ ,  $[15]$ , and  $[16]$ , the transient signal is coupled to the enhancement circuits or transistor by a high-pass filter to increase the transient slew rate, as shown in Fig. [1.](#page-1-0) In addition, the cutoff frequency fc of the high-pass filter composed of  $C_X$  and  $R_X$  is particularly critical to the effect of slew-rate enhancement. If the cutoff frequency is lower, this means that the charging time is longer. The  $\Delta V$ signal can pass for a longer period, as shown in the blue part of Fig. [2,](#page-1-1) which is positive for slew rate improvement. However, it will cause the accuracy, line regulation, and load regulation of the output voltage of the LDO regulator to decrease. This is because even low-frequency signals can pass through the filter and cause the  $M_X$  to generate a  $\Delta I$  current that changes the bias voltage. The additional slew rate enhancement circuit is not related to  $V_{ref}$ , whereas the error amplifier on the main path tracks  $V_{ref}$  and the two interfere with each other. On the other hand, a high cutoff frequency has less effect on the accuracy of the output voltage of the LDO regulator, but fewer signals would be coupled to it. As shown in the red part of Fig. [3,](#page-1-2) most of the time the slew rate enhancement circuit would not operate or would only operate for a short time, so the effect on slew rate enhancement is limited.

In conclusion, the higher the cutoff frequency, the less it affects the output voltage accuracy of the LDO regulator, but also the less the slew rate enhancement effect. The lower the cutoff frequency, the greater the effect of slew rate enhancement, but the worse the interference with the

<span id="page-1-1"></span>

**FIGURE 2.** Different high-pass filter cutoff frequencies.

<span id="page-1-2"></span>

<span id="page-1-11"></span><span id="page-1-10"></span><span id="page-1-9"></span><span id="page-1-8"></span><span id="page-1-7"></span><span id="page-1-6"></span><span id="page-1-5"></span>**FIGURE 3.** Coupled signals with different cutoff frequencies.

accuracy of the output voltage of the LDO regulator. On the other hand, the voltage variation  $\Delta V$  during the load transition is coupled to the gate of the  $M_X$  transistor through  $C_X$ , and the parasitic capacitance  $C_{gs}$  connected to  $C_X$  in a series structure,  $\Delta V$  is the analog voltage, which means that the change is small, and because the series structure of the capacitor caused by the voltage drop, it is further shrunk. So  $\Delta V_X$  is usually only a few tens of mV or less, to increase of  $\Delta I$  is actually quite limited. Therefore, the width of the  $M<sub>X</sub>$  transistor must be increased to compensate for this, which also leads to an increase in the quiescent current. In short, this technique is inefficient in current efficiency and weak in slew rate enhancement.

<span id="page-1-12"></span>Therefore, if the amplitude of the signal on the transistor gate in the enhancement circuit is increased, the current efficiency is improved. A comparator is inserted between the high-pass filter and the gate to enhance the signal amplitude to turn the analog signal into a digital signal [\[17\]. I](#page-15-16)n this technique, which is achieved by inserting a high-pass filter at one of the inputs of the comparator, the differential pair of the comparator cannot be designed to equalize the two inputs and the high-pass filter must be designed to a weaker at one

<span id="page-2-1"></span>

<span id="page-2-2"></span>**FIGURE 4.** Proposed LDO regulator structure.

of the inputs to offset the voltage drop caused by the resistor of the high-pass filter, which results in a circuit that is more sensitive to process, voltage, and temperature variations, and still require a tradeoff in the cutoff frequency of the highpass filter. Reference [\[18\]](#page-15-17) detects the gate variations of power transistors, replicates the output current  $I<sub>OUT</sub>$  which is shrunk by a factor of N, and then injects the current  $(IOUT/N) \times K$ into the error amplifier as the adaptive bias current  $I_{AB}$  by current mirrors, which is able to increase the slew rate and also increase the bandwidth, but the improvement is only achieved when the output current is increased from light to heavy loads. In  $[19]$ , after detecting the output voltage by another error amplifier, the bulk voltage of the power transistor is controlled by adjusting the gmb to increase the slew rate, which is very effective but causes a serious body effect in the power transistor  $[20]$ , resulting in a limitation of the maximum output current. Reference [\[21\]](#page-15-20) added a P-type transistor  $M_{\text{BOUT}}$  between the output  $V_{\text{OUT}}$  and  $G_{\text{ND}}$ to increase the slew rate and reduce the transient variations but at the expensive cost of a large chip area.

<span id="page-2-3"></span>Therefore, in this paper, an efficient direct-coupled slew rate enhancement technique is proposed for OCL-LDO regulators, which achieves transient performance enhancement without significant increase in area and power consumption, and the effects of slew rate on overshoot and undershoot of LDO regulators are discussed. Moreover, the proposed technology would not affect the stability, frequency compensation, line regulation, and load regulation of the LDO regulator, and more importantly, other techniques could be combined and achieved on the circuits. The paper is organized as follows. Section [II](#page-2-0) explains the proposed circuits and

analyses the transients; Section [III](#page-8-0) discusses the stability and small signal analysis of the proposed LDO regulator circuit. In Section [IV,](#page-11-0) all the measurements are presented and compared with the recent literature, and finally, in Section [V,](#page-14-0) the conclusion is given.

#### <span id="page-2-0"></span>**II. STRUCTURE AND CIRCUITS OF THE PROPOSED LDO**

#### A. STRUCTURE AND CIRCUITS

<span id="page-2-5"></span><span id="page-2-4"></span>The structure of the proposed LDO regulator is shown in Fig. [4.](#page-2-1) It consists of the main error amplifier  $EA_{\text{main}}$  and the auxiliary amplifiers  $EA_H$  and  $EA_L$ , which are the main path controlled by  $EA<sub>main</sub>$ , the second path formed by the  $EA<sub>H</sub>$ , and the third path formed by the EAL, respectively. The path controlled by  $EA_H$  and  $EA_L$  will generate  $g_{mH}V_H$ ,  $g_{mL}V_L$ ,  $I_H$ , and  $I_L$ , where the currents  $I_H$  and  $I_L$  are combined with the output current  $I_A$  of  $EA_{main}$  to become the current  $I_{SR}$ . The current I<sub>SR</sub> combined with the output impedance  $R_g$  of the error amplifier and the parasitic capacitance  $C_g$  of the power transistor gate to ground generates the voltage  $V_g$  to control the power transistor  $M_P$  to generate Imp current. The  $g_{mL}V_L$ current is subtracted from the Imp current (ignoring the very small currents in the feedback resistors  $R_1$  and  $R_2$ ) to form the output current  $I<sub>O</sub>$  at the load. On the other hand, the current  $g_{mH}V_H$  is combined with the bias current I<sub>B</sub> to increase the tail current of the  $EA<sub>main</sub>$  during the transition from light to heavy load, while the current  $g_{mL}V_L$  increases the discharge current of the output  $V<sub>O</sub>$  during the transition from heavy to light load. The proposed LDO transistor level circuit is shown in Fig. [5.](#page-3-0) The EA<sub>main</sub> consists of M<sub>1</sub> ∼M<sub>4</sub> by I<sub>B</sub> current source for bias current,  $M_1$ ,  $M_2$  with NMOS differential pair  $M_3$ ,  $M_4$  with current mirror active load. The drain of  $M_1$  and

<span id="page-3-0"></span>

<span id="page-3-1"></span>**FIGURE 5.** Proposed LDO regulator circuits.



**FIGURE 6.** Transient operation from light load to heavy load.

 $M_3$  is connected to the gate  $V_g$  of  $M_P$ . EA<sub>L</sub> is composed of  $M_{L1} \sim M_{L4}$  and EA<sub>H</sub> is composed of M<sub>H1</sub> ∼M<sub>H4</sub>. The M<sub>L1</sub>,  $M<sub>L2</sub>$ , and  $M<sub>H1</sub>$ ,  $M<sub>H2</sub>$  are PMOS differential pairs and have no bias current source. On the other hand,  $M_{1,3}$ ,  $M_{1,4}$ , and  $M_{H3}$ , M<sub>H4</sub> are active loads. The M<sub>L5</sub> ∼M<sub>L8</sub> and M<sub>H5</sub>, M<sub>H6</sub> are current mirrors to amplify the output currents of EA<sup>L</sup> and EA<sub>H</sub> and connect them to  $V_g$ , and eventually, the currents  $I_H$ ,  $I_L$ , and  $I_A$  flow together to become the current  $I_{SR}$  to charge or discharge  $C_g$ . The  $M_L$  and  $M_H$  transistors are controlled by the output voltages  $V_L$  and  $V_H$  of  $EA_L$  and  $EA_H$ , which consume only a tiny quiescent current during steady state, primarily designed to improve the transient response and slew rate of  $EA_{\text{main}}$  and  $V_O$  during the load transient period.

#### B. TRANSIENT RESPONSE

The direct-coupled slew rate enhancement (DCSRE) technique is proposed in this paper. To eliminate the tradeoff between the cutoff frequency of the high-pass filter as in capacitive-coupled enhancement circuits, and operate in the unity-gain bandwidth of the amplifier. Increasing the static current of the auxiliary amplifier also improves the bandwidth

resulting in a faster response and better slew rate. In addition, the coupling with an auxiliary amplifier offers the advantages of greater amplitude, better slew rate enhancement, and better current efficiency than capacitive-coupled. The transient response of the LDO regulator for light load to heavy load and heavy load to light load, respectively. Thus, the transient response is discussed in two parts.

Case I(I<sub>O(light)</sub>  $\rightarrow$ I<sub>O(heavy)</sub>): When the load is transiting from light load to heavy load, the circuit operation is as shown in Fig. [6.](#page-3-1) The output voltage  $V<sub>O</sub>$  is not sufficient to respond to the load drop due to the output current  $I<sub>O</sub>$ . The  $V<sub>fb</sub>$  is connected to the gate of  $M_2$  in the NMOS differential pair of EAmain, and  $V_{ref}$  is connected to the gate of  $M_1$ . At this time, the  $V_{fb}$  voltage is lower than the  $V_{ref}$  voltage. Thus, the on-resistance  $R_{ON1}$  of  $M_1$  is smaller than the on-resistance  $R_{ON2}$  of  $M_2$ , and therefore, the  $\alpha I_A$  current is larger than the  $\beta I_A$  current. V<sub>ref</sub> and V<sub>fb</sub> are connected to the gate of  $M_{H1}$  and  $M_{H2}$  in the PMOS differential pair of EA $_H$  auxiliary amplifier.  $I_{H2}$  is lower than  $V_{ref}$  because of  $V_{fb}$  voltage, which results in the  $V_{GS}$  voltage of  $M_{H2}$  being larger than that of  $M_{H1}$ , so the I<sub>H2</sub> current is larger than that of I<sub>H1</sub>. The  $M_{H3}$ 

<span id="page-4-0"></span>

**FIGURE 7.** Various currents from light load to heavy load.

and  $M_{H4}$  are the same length and width size of the current mirror so the  $I_{H1}$  current is equal to the  $I_{H4}$  current, while the  $I_{H5}$  current is equal to the  $I_{H2}$  current subtracted by  $I_{H4}$ . The  $I_{H5}$  current and the equivalent impedance of  $M_{H5}$  form the  $V_{H}$ voltage to control  $M_{H6}$  to generate the  $I_H$  current and connect to the M<sub>P</sub> gate. Hence, the I<sub>H</sub> is the M multiple of I<sub>H5</sub>, and then the charging current  $I_{SR(L2H)}$  of Cg is the  $(\alpha-\beta)I_A$  current combined with the  $I_H$  current.

The current transient of the  $EA_H$  amplifier is shown in Fig. [7,](#page-4-0) which contains three different process corners. In case of TT, when  $\Delta I_O$  changes from  $100\mu A$  to 100mA with the edge time of 100ns, the detected change of  $\Delta I_O$ . The I<sub>H5</sub> current increases from 0.5nA in a steady state to a maximum peak of 201nA. The  $I<sub>H</sub>$  current also increases from 55nA to a maximum peak of 54.8 $\mu$ A, and the  $g_{mH}V_H$  current increases from 1.07nA to a maximum peak of 1.44 $\mu$ A. Regardless of how the current varies during the transient, after the output current I<sub>O</sub> is stabilized, I<sub>H5</sub>, I<sub>H</sub>, and  $g_{mH}V_H$  will return to the original current state before the transient, which means that the transient current only increases during the transient, and the quiescent current consumption is quite low during steady state. Fig. [8](#page-4-1) shows the before and after comparisons with and without the direct-coupled transient enhancement technique. The red dotted line shows the transient response of the LDO regulator without DCSRE, the edge time of the  $I<sub>O</sub>$  transition from  $100\mu$ A to 100mA is 1.3 $\mu$ s, and the settling time of the  $V<sub>O</sub>$  is also 1.3 $\mu$ s, with the undershoot is 849mV. On the other hand, Fig. [9](#page-4-2) shows the transient response of the LDO regulator with DCSRE, the edge time of  $I<sub>O</sub>$  is 100ns, in case of TT the settling time of  $V<sub>O</sub>$  is 180ns, with the undershoot is 42mV.

Case II(I<sub>O(heavy)</sub>  $\rightarrow$  I<sub>O(light)</sub>): When the load is transiting from heavy load to light load, the circuit operation is shown in Fig. [10.](#page-5-0) The output voltage  $V<sub>O</sub>$  is overly high due to the excessive output current  $I<sub>O</sub>$ , and the  $V<sub>fb</sub>$  voltage is higher than  $V_{ref}$  voltage at this time. Therefore, the on-resistance  $R_{ON2}$  of  $M_2$  is smaller than the on-resistance  $R_{ON1}$  of  $M_1$ , and hence the  $\beta I_A$  current is larger than the  $\alpha I_A$  current. In addition,  $V_{ref}$  and  $V_{fb}$  are connected to the gate of  $M_{L1}$  and  $M_{L2}$  in the PMOS differential pair of the  $EA<sub>L</sub>$  auxiliary amplifier. Due to the higher  $V_{fb}$  voltage than  $V_{ref}$ ,  $M_{L2}$ 's VGS voltage is greater than  $M_{L1}$ , so  $I_{L2}$  current is greater than  $I_{L1}$ . The size

<span id="page-4-1"></span>

**FIGURE 8.** Output variation from light load to heavy load.

<span id="page-4-2"></span>

**FIGURE 9.** Zoom in on output variation from light load to heavy load.

that the current mirrors on  $M_{L3}$  and  $M_{L4}$  is the same, so  $I_{L1}$ current equals  $I_{L4}$  current, and  $I_{L5}$  current equals  $I_{L2}$  current subtracted from  $I_{L4}$  current.  $V_L$  voltage control  $M_{L6}$  is formed by combining  $M<sub>L5</sub>$  current and  $M<sub>L5</sub>$  equivalent impedance and then connecting it to  $M<sub>P</sub>$  gates.

The current transient of the  $EA<sub>L</sub>$  amplifier is shown in Fig. [11,](#page-5-1) which contains three different process corners. In case of TT, when  $\Delta I_O$  changes from 100mA to 100 $\mu$ A with an edge time of 100ns, the  $I_{L5}$  current detected the change of  $I<sub>O</sub>$  from 0.2nA in steady state to the maximum peak is 76.4nA. The  $I_L$  current also starts to increase from 39.2nA to the maximum peak is  $48.8\mu\text{A}$ , and the  $g_{mL}V_L$  current starts to increase from 1.04nA with a maximum peak of 982nA. Regardless of how the current varies during the transient, after the output current  $I_{\text{O}}$  is stabilized,  $I_{\text{L5}}$ ,  $I_{\text{L}}$ , and  $g_{\text{mL}}V_{\text{L}}$ will return to the original current state before the transient. Fig. [12](#page-5-2) shows the before and after comparisons with and without the direct-coupled transient enhancement technique. The red dotted line shows the transient response of the LDO regulator without DCSRE, with an edge time of 130ns for the I<sub>O</sub> transition from 100mA to  $100\mu$ A, a settling time of  $1.3\mu s$  for  $V_O$ , and an overshoot of 800mV. Alternatively, Fig. [13](#page-5-3) shows the transient response of the LDO with DCSRE at TT, for an output current edge time of 100ns, a settling time of 260ns, and an overshoot of 35mV. The quiescent current distributions under three different process corners can be observed in Fig. [14,](#page-6-0) with variations of  $V_{\text{sunblv}} \pm 2V$  and Celsius  $\pm 55C^{\circ}$ , respectively. The I<sub>Q</sub> of FF increases by 77%, while the  $I_Q$  of SS decreases by 31%.

<span id="page-5-0"></span>

**FIGURE 10.** Transient operation from heavy load to light load.

<span id="page-5-1"></span>

**FIGURE 11.** Various currents from heavy load to light load.

<span id="page-5-2"></span>

**FIGURE 12.** Output variation from heavy load to from light.

#### C. ANALYSIS OF TRANSIENT CURRENTS

In order to analyze the benefits of the DCSRE technique proposed in this paper, a simplified circuit diagram is drawn as shown in Fig. [15.](#page-6-1) It contains the node  $V_{fb}$  to the node  $V<sub>g</sub>$  of the power transistor gate and includes four prerequisites. (I)Assume that the transconductance of  $M_{H1}$ and  $M_{H2}$  are equal, (II)Assume that the transconductance of ML1 and ML2 are equal, (III)Ignore the small parasitic capacitance at each node, and (IV)Ignore the Body effect and Channel length modulation. Considering the transistors of the differential pairs of  $EA<sub>L</sub>$  and  $EA<sub>H</sub>$  as equal, that is ignoring the mismatch of the current mirrors. Since the drain voltages

<span id="page-5-3"></span>

**FIGURE 13.** Zoom in on output variation from heavy load to from light.

of  $M_{H1}$  and  $M_{H2}$  are equal, and the drain voltages of  $M_{L1}$  and ML2 are also equal, and in the case of the same size of the transistors,  $g_{mH1}$  equals  $g_{mH2}$ , and  $g_{mL1}$  equals  $g_{mL2}$ , from the simulations in Fig. [7](#page-4-0) and Fig. [11.](#page-5-1) The currents of  $I_{H5}$  and  $I<sub>L5</sub>$  in the steady state are both less than 1nA, which shows that the common-mode gains of the  $EA<sub>L</sub>$  and the  $EA<sub>H</sub>$  are sufficiently small so that the prerequisites and assumptions for the simplification as reasonable.

Case I(I<sub>O(light)</sub>  $\rightarrow$ I<sub>O(heavy)</sub>): When the load is transiting from light load to heavy load, the return voltage is  $\Delta V_{\text{fb}} = \Delta V_0(R_2/R_1 + R_2)$ , for a more detailed description of the state at this time, the voltage is expressed as follows.

<span id="page-5-4"></span>
$$
f(\Delta V_{fb}) = V_{under}, \quad \Delta V_{fb} < V_{ref} \tag{1}
$$

Equation [\(1\)](#page-5-4) means that when the  $\Delta V_{fb}$  voltage is lower than the  $V_{ref}$  voltage and  $V_{under}$  is defined as the undershoot voltage, the gate-to-source voltage  $V_{gsn(M2)}$  of the M<sub>2</sub> transistor with the gate connected to  $V_{under}$  is smaller than the gate-to-source voltage  $V_{gsn(M1)}$  of the  $M_1$  transistor with the gate connected to  $V_{ref}$  for the  $EA_{main}$  at that time. When the NMOS gate voltage drops, the on-resistance of the transistor increases, and the on-resistances of  $M_1$  and  $M_2$ ,



<span id="page-6-0"></span>

**FIGURE 14.** Distribution of quiescent current in (a) TT, (b) FF and (c) SS for three different process corners.

 $R_{ON1}$  and  $R_{ON2}$ , as follows.

$$
R_{ON1} \approx \frac{1}{\mu_n c_{ox} \frac{W}{L} (V_{ref} - V_{tn})}
$$
  
\n
$$
R_{ON2} \approx \frac{1}{\mu_n c_{ox} \frac{W}{L} (V_{under} - V_{tn})}
$$
 (2)

<span id="page-6-5"></span>The gate-to-source voltages  $V_{\text{gsn}}$  of  $M_1$  and  $M_2$  are approximated as  $V_{ref}$  and  $V_{under}$ , and when  $2(V_{gs}-V_t) \gg V_{ds}$  $[22]$ , the on-resistance  $R_{ON}$  is as shown above. From the denominator of equation [\(2\)](#page-6-2) it follows.

$$
R_{ON2} > R_{ON1} \tag{3}
$$

According to the EA<sub>main</sub> output current  $(\alpha-\beta)$ . I<sub>A</sub> in Fig. [6](#page-3-1) is as given below.

$$
(\alpha - \beta)I_A = \left(\frac{R_{ON2}}{R_{ON1} + R_{ON2}} - \frac{R_{ON1}}{R_{ON1} + R_{ON2}}\right)(g_{mH} + I_B)
$$
  

$$
I_A = g_{mH} + I_B, \quad \alpha = \frac{R_{ON2}}{R_{ON1} + R_{ON2}},
$$
  

$$
\beta = \frac{R_{ON1}}{R_{ON1} + R_{ON2}} \tag{4}
$$

I<sup>A</sup> is the tail current of EAmain, which includes the bias current I<sub>B</sub> and  $g_{mH}V_H$  current. The  $\alpha$  is the ratio of I<sub>A</sub> current in M<sub>1</sub> on-resistance R<sub>ON1</sub>, and  $\beta$  is the ratio of I<sub>A</sub> current in M<sub>2</sub> on-resistance R<sub>ON2</sub>, and  $\alpha$  is larger than  $\beta$  because R<sub>ON1</sub> is smaller than  $R_{ON2}$ .  $V_H$  in Fig. [15](#page-6-1) is given below.

$$
V_H = \frac{g_{mH2}(V_{under} - V_{ref})}{g_{mH5}}\tag{5}
$$

For EA<sub>H</sub>, the source-to-gate voltage  $V_{under}$  of  $M_{H2}$  is larger than the source-to-gate voltage  $V_{ref}$  of  $M_{H1}$  transistor because the  $V_{under}$  voltage is lower than the  $V_{ref}$  voltage. According to Fig. [15,](#page-6-1) the I<sub>SR(L2H)</sub> current can be derived from the V<sub>g</sub> node as follows.

$$
I_{SR(L2H)} = g_{mH6}V_{H} + (\alpha - \beta)I_A - \frac{g_{mL8}g_{mL6}V_L}{g_{mL7}}
$$
  

$$
\approx [g_{mH6} + (\alpha - \beta)g_{mH}] \frac{g_{mH2}(V_{under} - V_{ref})}{g_{mH5}}
$$
  

$$
+ (\alpha - \beta)I_B
$$
 (6)

In this case, for the EAL, since the source-to-gate voltage  $V_{under}$  of  $M_{L1}$  is larger than the source-to-gate voltage  $V_{ref}$ 

<span id="page-6-2"></span><span id="page-6-1"></span>

**FIGURE 15.** Small signal for transient currents.

<span id="page-6-3"></span>

**FIGURE 16.** Output current and output voltage during load transition.

of the  $M<sub>L2</sub>$  transistor, the  $V<sub>L</sub>$  voltage is approximated to be zero and is ignored.

The output voltage and current during load transition are shown in Fig. [16,](#page-6-3) where  $\Delta t_1$  is the response time for the gate capacitance  $C_g$  of the power transistor  $M_P$  to discharge to the IO(heavy) sufficient for transconductance and the delay time corresponding to the LDO regulator bandwidth  $1/2\pi f_{-3dB}$ . Therefore, the  $\Delta t_1$  equation [\[23\],](#page-15-22) [\[24\], i](#page-15-23)s approximated as.

<span id="page-6-7"></span><span id="page-6-6"></span><span id="page-6-4"></span>
$$
\Delta t_1 \approx \frac{2.3}{2\pi f_{-3dB}} + C_g \left( \frac{|I_{O(light)} - I_{O(heavy)}|}{g_{mp} I_{SR(L2H)}} \right) \tag{7}
$$

In the above,  $|I_{O(light)} - I_{O(heavy)}|$  is  $\Delta I_O$ , which is the change of  $I_{\text{O}}$  during load transition,  $g_{\text{mp}}$  is the transconductance of the power transistor, and  $I_{SR(L2H)}$  is the discharge current of

<span id="page-7-0"></span>

**FIGURE 17.** Transient from light load to heavy load at output node.

the  $C_g$  capacitor, and the time from 0% charging to 90% is 2.3 times of  $1/2\pi f_{-3dB}$ , and it can be seen from Eq. [\(7\)](#page-6-4) that the larger the current of  $I_{SR(L2H)}$  is, the shorter the response time of the MP.

$$
\Delta V_{under} = V_{O(L)} - \left( \frac{|I_{O(light)} - I_{O(heavy)}|}{C_O} \right) \Delta t_1
$$
  
=  $I_{O(light)} \times R_{L(light)} - \left( \frac{|I_{O(light)} - I_{O(heavy)}|}{C_O} \right)$   

$$
\times \left( \frac{2.3}{2\pi f_{-3dB}} + C_g \left( \frac{|I_{O(light)} - I_{O(heavy)}|}{g_{mp}I_{SR(L2H)}} \right) \right)
$$
(8)

When the load from the light load  $R_{L(light)}$  suddenly changed to  $R_{L(heavy)}$  as shown in Fig. [17.](#page-7-0) Then the shortage of output current  $I_{O(light)}$  causes the output capacitance (parasitic capacitance)  $C_O$  of the stored energy released to attempt to balance the V<sub>O</sub> voltage, after  $\Delta t_1$  time I<sub>O(heavy)</sub> starts charging  $C_O$  again until the heavy load voltage  $V_{O(H)}$  to reach balanced as shown in Fig. [18.](#page-7-1) Thus the magnitude of the undershoot voltage  $\Delta V_{\text{under}}$  depends on the capacitance value of C<sub>O</sub>, the time of  $\Delta t_1$ , and the variation of  $\Delta I_0$ , so that  $\Delta V_{under}$  equals Eq. [\(8\).](#page-7-2)

The output voltage  $V_{O(L)}$  at light load is equal to  $I_{O(light)} \times$  $R_{L(iight)}$ , and  $V_{O(L)}$  added with the inverted voltage generated by  $C_O$  at the transient period is  $\Delta V_{under}$ .

Case II(I<sub>O(heavy)</sub>  $\rightarrow$ I<sub>O(light)</sub>): When the load is transiting from light load to heavy load, the output voltage VO overshoots, so the feedback voltage is as follows.

$$
f(\Delta V_{fb}) = V_{over}, \quad \Delta V_{fb} > V_{ref}
$$
 (9)

Equation [\(9\)](#page-7-3) shows that when the  $\Delta V_{\text{fb}}$  voltage is higher than the  $V_{ref}$  voltage,  $V_{over}$  is defined as the overshoot voltage, and at this time, for  $EA_{\text{main}}$ , the gate-to-source voltage of the  $M_2$ transistor with the gate connected to  $V_{over}$ ,  $V_{gsn(M2)}$ , is larger

<span id="page-7-1"></span>

**FIGURE 18.** Steady state from light load to heavy load.

than that of the  $M_1$  transistor with the gate connected to  $V_{ref}$ ,  $V_{\text{gsn}(M1)}$ , and the conduction resistances  $R_{\text{ON1}}$  and  $R_{\text{ON2}}$  of  $M_1$  and  $M_2$  are given as

$$
R_{ON1} \approx \frac{1}{\mu_n c_{ox} \frac{W}{L} (V_{ref} - V_m)}
$$
  

$$
R_{ON2} \approx \frac{1}{\mu_n c_{ox} \frac{W}{L} (V_{over} - V_m)}
$$
 (10)

Since  $V_{ref}$  is larger than  $V_{over}$ , based on the denominator of equation [\(10\),](#page-7-4) gives.

<span id="page-7-5"></span><span id="page-7-4"></span>
$$
R_{ON1} > R_{ON2} \tag{11}
$$

<span id="page-7-2"></span>According to equation [\(11\),](#page-7-5)  $\beta$  is larger than  $\alpha$ . In Fig. [15,](#page-6-1) V<sub>L</sub> is

$$
V_L = \frac{g_{mL2}(V_{over} - V_{ref})}{g_{mL5}}
$$
(12)

In this case, for the  $EA<sub>L</sub>$ , the  $V<sub>over</sub>$  voltage is higher than the V<sub>ref</sub> voltage, and the source-to-gate voltage V<sub>ref</sub> of  $M_{L2}$ is larger than the source-to-gate voltage  $V_{over}$  of the  $M_{L1}$ transistor. At this time, the tail current  $I_A$  of  $EA_{\text{main}}$  is equal to the bias current  $I_B$ , so the  $I_{SR(H2L)}$  is as Eq. [\(13\).](#page-7-6)

<span id="page-7-6"></span>
$$
I_{SR(H2L)}
$$
  
= 
$$
\frac{g_{mL8}g_{mL6}V_L}{g_{mL7}} + (\beta - \alpha)I_B - g_{mH6}V_H
$$
  

$$
\approx \frac{g_{mL8}g_{mL6}g_{mL2}(V_{over} - V_{ref})}{g_{mL7}g_{mH5}} + (\beta - \alpha)I_B
$$
 (13)

<span id="page-7-3"></span>For EA<sub>H</sub>, since the source-to-gate voltage  $V_{over}$  of  $M_{H2}$ is larger than the source-to-gate voltage  $V_{ref}$  of the  $M_{H1}$ transistor, the  $V_H$  voltage is approximated to be zero and is ignored. The  $\Delta t_2$  time is the response time for the gate capacitor  $C_g$  of the power transistor M<sub>P</sub> to charge until the current is sufficiently reduced from  $I_{O(heavy)}$  to  $I_{O(light)}$ 

<span id="page-8-1"></span>

**FIGURE 19.** Transient from heavy load to light load at output node.

and the delay of the LDO regulator. The equation  $\Delta t_2$  is approximated as

$$
\Delta t_2 \approx \frac{2.3}{2\pi f_{-3dB}} + C_g \left( \frac{|I_{O(light)} - I_{O(heavy)}| - g_{mL}V_L}{g_{mp}I_{SR(H2L)}} \right)
$$
\n(14)

The difference with Eq.  $(7)$  is that the change in output current I<sub>O</sub> is reduced by the  $g_{mL}V_L$  current.  $\Delta I_O$  is equal to  $|I_{O(light)}$ –  $I_{O(heavy)}$  –g<sub>mL</sub>V<sub>L</sub> which shortens  $\Delta t_2$ .

When the load suddenly changed from  $R_{L(heavy)}$  to  $R_{L(light)}$ during heavy load, as shown in Fig. [19.](#page-8-1) After  $\Delta t_2$  time,  $M_P$  already transconductance the  $I_{O(light)}$  current, and then the excessive output current  $I_{O(heavy)}$  by  $g_{mL}V_L$  and the parasitic capacitance  $C<sub>O</sub>$  at the output is coupled to ground to discharging, and when the output voltage  $V_{O(L)}$  reaches balanced as shown in Fig. [20.](#page-8-2) Therefore, the overshoot voltage  $\Delta V_{over}$  is equal to Eq. [\(15\)](#page-8-3)

$$
\Delta V_{over}
$$
\n
$$
= \left( \frac{|I_{O(light)} - I_{O(heavy)}| - g_{mL}V_L}{C_O} \right) \Delta t_2 - V_{O(H)}
$$
\n
$$
= \left( \frac{|I_{O(light)} - I_{O(heavy)}| - g_{mL}V_L}{C_O} \right)
$$
\n
$$
\times \left( \frac{2.3}{2\pi f_{\text{--}3dB}} + C_g \left( \frac{|I_{O(light)} - I_{O(heavy)}| - g_{mL}V_L}{g_{mp}I_{SR(H2L)}} \right) \right)
$$
\n
$$
- I_{O(heavy)} \times R_{L(heavy)}
$$
\n(15)

Because the size of the  $M_L$  transistor is much smaller than that of the MP. The gate-to-ground parasitic capacitance of the  $M_L$  is also much smaller than that of the  $C_g$ , and thus the response time of the  $g_{mL}V_L$  is also much shorter than that of the  $\Delta t_2$ . Meanwhile, the peak value of  $V<sub>O</sub>$  subtracted from the V<sub>O(H)</sub> voltage in the transient period is  $\Delta V_{over}$ .

<span id="page-8-2"></span>

**FIGURE 20.** Steady state from heavy load to light load.

#### <span id="page-8-0"></span>**III. STABILITY ANALYSIS OF THE PROPOSED LDO**

#### A. SMALL SIGNAL ANALYSIS

The small-signal diagram of the proposed LDO regulator is shown in Fig. [21,](#page-9-0) where  $g_{m1}$ ,  $g_{mH}$ ,  $g_{mH6}$ ,  $g_{mL}$ ,  $g_{mLi}$ , and gmp represent the transconductance of the main amplifier  $EA<sub>main</sub>$ , the auxiliary amplifier  $EA<sub>H</sub>$ , the transistor  $M<sub>H6</sub>$ , the auxiliary amplifier EA<sub>L</sub>, the transistors M<sub>L6</sub> ∼M<sub>L8</sub>, and the power transistor M<sub>P</sub>, respectively. The parasitic capacitances to the ground of  $V_H$ ,  $V_L$ ,  $V_{g(Mp)}$ , and the output stage  $V_O$  are denoted as  $C_H$ ,  $C_L$ ,  $C_g$ , and  $C_O$ , respectively. Moreover,  $R_g$ is the output resistance of  $EA_H$ ,  $EA_L$  and  $EA_{\text{main}}$  in parallel, thus  $R_g$  is equal to  $R_{O(MH6)}/\sqrt{(R_{O(ML8)}/R_{O(EAmain)})}$ . Also,  $R_O$ is calculated as  $R_{ds(Mp)}/R_{\text{LOAD}}$ , where  $R_{ds(MP)}$  represents the output resistance of the  $M_{P}$ , and  $R_{LOAD}$  is the load equivalent resistance. The gate-to-drain parasitic capacitance of the power transistor  $M_P$  is denoted as  $C_{gd}$ . The open-loop input is  $V_{fb}$ , and  $V_{O}$  represents the output. The simplified transfer function from the input  $V_{fb}$  to the output  $V_{O}$  can be expressed as  $(16)$ , shown at the bottom of page 11, where Adc is the low-frequency gain of the LDO regulator is mainly composed of EAmain, power transistor, and load equivalent resistance, as given below

$$
A_{dc} = g_{mp}R_gR_O\left(g_{m1} + \frac{g_{mL}g_{mLi}}{g_{mL5}} + \frac{g_{mH}g_{mH6}}{g_{mH5}}\right) \tag{17}
$$

<span id="page-8-3"></span>From equation [\(17\),](#page-8-4) observe that in addition to the  $EA_{\text{main}}$ , the  $EA_H$  and  $EA_L$  paths also contribute to the gain, although the influence is small, and the frequency of the p−3dB pole is not affected at all. According to  $(15)$ , the transfer function p−3dB pole is expressed as

<span id="page-8-4"></span>
$$
p_{-3dB} = -\frac{1}{C_{gd\,Smp}R_gR_O} \tag{18}
$$

The p<sub>−3dB</sub> pole is the lowest frequency pole, also known as the main pole, and the other two higher frequency

<span id="page-9-0"></span>

**FIGURE 21.** Small signal for stability analysis.

<span id="page-9-7"></span>

**FIGURE 22.** Poles and zeros in S-plane.

poles p<sup>2</sup> and p<sup>3</sup> are

$$
p_2 = -\frac{1}{\frac{C_L}{g_{mLS}} + \frac{C_H}{g_{mHS}}}
$$
(19)

$$
p_3 = -\left(\frac{g_{mLS}}{C_L} + \frac{g_{mHS}}{C_H}\right) \tag{20}
$$

Equations [\(19\)](#page-9-1) and [\(20\),](#page-9-2) the contribution of the  $EA_H$  and  $EA<sub>L</sub>$  amplifiers can be observed. The  $p<sub>2</sub>$  and  $p<sub>3</sub>$  poles are formed by the output impedances of the  $EA_H$  and  $EA_L$ , and in particular, the parameters of both are  $C_L$ ,  $C_H$ ,  $g_{mL5}$ , and  $g_{mH5}$ , which implies that the difference between the frequencies of  $p_2$  and  $p_3$  is fixed and whenever the frequency of  $p_2$  varies, the frequency of  $p_3$  also varies accordingly. and the highest frequency pole  $p_4$  is expressed as

$$
p_4 = -\frac{g_{mp}}{C_O} \tag{21}
$$

According to equation  $(21)$ , the frequency of the  $p_4$  pole is dominated by the ground parasitic capacitance  $C_O$  at the output of the LDO regulator and the power transistor's transconductance  $g_{mp}$ , which is proportional to the output current  $I<sub>O</sub>$  and inversely proportional to the load equivalent resistance  $R_{\text{LOAD}}$ , for example, the larger  $I_{\text{O}}$  is, the larger  $g_{\text{mp}}$ is and the smaller  $R_{LOAD}$  is. In the case of zeros  $z_1$  and  $z_2$ , on the other hand, the zeros are as equations  $(22)$  and  $(23)$ . By observing equations  $(22)$  and  $(23)$ , which are exactly equal to [\(19\)](#page-9-1) and [\(20\),](#page-9-2)  $z_1$  is also  $p_2$  and  $z_2$  is also equal to  $p_3$ ,

<span id="page-9-4"></span>
$$
z_1 = -\frac{1}{\frac{C_L}{g_{mLS}} + \frac{C_H}{g_{mHS}}}
$$
(22)

$$
z_2 = -\left(\frac{g_{mL5}}{C_L} + \frac{g_{mH5}}{C_H}\right) \tag{23}
$$

<span id="page-9-2"></span><span id="page-9-1"></span>which means that the poles and zeros cancel each other and will not affect the phase and gain of the LDO regulator. Finally, the highest frequency zero point  $z_4$  is denoted as

<span id="page-9-6"></span><span id="page-9-5"></span>
$$
z_3 = \frac{g_{mp}}{C_{gd}}\tag{24}
$$

<span id="page-9-3"></span>From equation [\(24\),](#page-9-6) which shows that the frequency of the zero  $z_3$  is higher than that of the pole  $p_4$  because the  $C_0$ capacitance is much larger than the gate-to-ground parasitic capacitance  $C_g$  of M<sub>P</sub>, noteworthy is the difference between  $z_3$  and  $z_1$  and  $z_2$ , with  $z_3$  is the right-half-plane zero as shown in Fig. [22.](#page-9-7) According to the above analysis, the critical for system stability is whether the frequency of pole  $p_4$  and zero  $z_3$  is high enough, and the output current  $I<sub>O</sub>$  is small at light load, while the gmp transconductance is proportional to  $I<sub>O</sub>$ . Therefore, the LDO regulator without output capacitance structure would not be suitable for stability in the case of light load and large equivalent capacitance  $C<sub>O</sub>$  to ground

at the output, According to equation  $(24)$ , the numerator of the zero  $z_3$  is  $g_{mp}$ , which means that not designing the  $I<sub>O</sub>$ current too small at light load will benefit the stability, The denominator is the capacitance of  $C_{gd}$ , which depends on the size and layout of the power transistor, even if the size is large enough to make the  $C_{gd}$  capacitance larger, but at the same time the  $g_{mp}$  grows, Thus, the  $z_3$  frequency is still quite well designed, so the poles and zeros distribution is shown in Fig. [23.](#page-10-1) In addition, the phase margin is expressed as

*PM*

$$
= 180^{\circ} - \tan^{-1} \left( \frac{GBW}{p_{-3dB}} \right) - \tan^{-1} \left( \frac{GBW}{p_2} \right) + \tan^{-1} \left( \frac{GBW}{z_1} \right) - \tan^{-1} \left( \frac{GBW}{p_3} \right) + \tan^{-1} \left( \frac{GBW}{z_2} \right) - \tan^{-1} \left( \frac{GBW}{p_4} \right) - \tan^{-1} \left( \frac{GBW}{z_3} \right)
$$
(25)

Equation  $(25)$  and Fig. [23](#page-10-1) show that only one main pole, p−3dB, is effective in the unity-gain bandwidth, because p<sup>2</sup> and  $p_3$  are canceled by  $z_1$  and  $z_2$ , and the frequency of  $z_3$ must be sufficiently high in order not to affect the system, and finally the frequency of p<sup>4</sup> decides the phase margin. To explore the unity-gain bandwidth, all the poles and zeros before the gain is attenuated to 0dB are considered and the following equation is obtained

$$
1 = \frac{A_{dc} \left(1 + \frac{s}{z_1}\right) \left(1 + \frac{s}{z_2}\right)}{\left(1 + \frac{s}{p - 3dB}\right) \left(1 + \frac{s}{p_2}\right) \left(1 + \frac{s}{p_3}\right)}
$$
  
\n
$$
\Rightarrow GBW = \frac{g_{m1} + \frac{g_{mL}g_{mLi}}{g_{mL} + \frac{g_{mH}g_{mH6}}{g_{mH5}}}{C_{gd}} \tag{26}
$$

According to the definition, gain attenuation to 0dB, so set the equation equal to 1, and already know that  $p_2$ ,  $p_3$ , and  $z_1$ ,  $z_2$  are equal, after the equation is simplified, only  $A_{dc}$ and the main poles are left, and then divide the numerator and denominator together by  $A_{dc}$  to calculate the GBW. The common algorithm of analysis of GBW is to multiply the main poles directly by  $A_{dc}$ , but that only calculates the situation when only one pole is in the unity-gain-bandwidth, if there are multiple poles and zeros, then it cannot be analyzed. The algorithm used in Eq. [\(26\)](#page-10-3) can analyze even if there are multiple poles and zeros in the unity-gain bandwidth, and the analysis of the proposed circuit is a special case that is the same as that calculated by the common algorithm.

#### B. SIMULATION

In the previous sub-section, the circuit was analyzed and some assumptions were made based on the results of the

<span id="page-10-1"></span>

**FIGURE 23.** Poles and zeros in Bode.

<span id="page-10-4"></span><span id="page-10-2"></span>

**FIGURE 24.** Simulation results of Bode plot for heavy load.

<span id="page-10-5"></span><span id="page-10-3"></span>

**FIGURE 25.** Simulation results of Bode plot for light load.

<span id="page-10-0"></span>analysis, in this sub-section, the results of the theory and the assumptions are verified to be consistent with the simulation. Fig. [24](#page-10-4) shows the simulated Bode plot for three different process corners (Blue, pink and cyan) for heavy load  $I<sub>O</sub>$  = 100mA, pink and cyan indicate FF and SS respectively. In case of TT, the low-frequency gain of 52.4dB, p−3dB pole frequency at 5.5kHz, and GBW frequency at 4.2MHz with 84<sup>°</sup> phase margin. On the other hand, Fig. [25](#page-10-5) shows

$$
H_{(s)} = \frac{-A_{dc}\left(1+s\left(\frac{C_L}{g_{mLS}}+\frac{C_H}{g_{mHS}}\right)+s^2\frac{C_H C_L}{g_{mHS}g_{mLS}}-s^3\frac{C_{gd}C_H C_L}{g_{mp}g_{mHS}g_{mLS}}\right)}{1+sC_{gd}g_{mp}R_gR_O + s^2C_{gd}g_{mp}R_gR_O\left(\frac{C_L}{g_{mLS}}+\frac{C_H}{g_{mHS}}\right)+s^3\frac{C_{gd}C_H C_L g_{mp}R_gR_O}{g_{mHS}g_{mLS}}+s^4\frac{C_{gd}C_H C_L C_O R_gR_O}{g_{mHS}g_{mLS}}}
$$
(16)

<span id="page-11-1"></span>

**FIGURE 26.** Chip microphotograph of the LDO regulator.

the Bode plot for light load  $I<sub>O</sub> = 100\mu A$ . In case of TT (Indicated by orange), the low-frequency gain is 57.5dB, the p−3dB pole frequency at 10.8kHz, the GBW frequency at 4.38MHz, and the phase margin at 62.9°. With  $C_L = 30pF$ (Indicated by green) is almost the same as a light load, except that the bandwidth and phase margins are 4.2MHz and 47.8◦ respectively. The worst case is the corner SS, phase margin is reduced to 37.8◦ .

From the phase, it can be seen that the frequencies of the relatively high-frequency pole  $p_3$  and the zero  $z_2$  are not exactly equal. The phase starts to decrease at about 2MHz and increase at about 20MHz at heavy load, that is, the frequency of  $p_3$  and  $z_2$  are between 20MHz and 200MHz. At light load, the phase starts to decrease at about 200kHz and increase at about 2MHz, so the frequencies of  $p_3$  and z<sup>2</sup> are in the range of 2MHz∼20MHz, which can be seen that the frequencies are quite close to each other. Even if the load changes from 100mA to  $100\mu$ A, the distance is about 10 times. The reason for the difference between the simulation and the ideal is that when analyzing the poles or zeros, the numerator, and denominator of the transfer function are polynomials and only one term is taken in each case of s and then factorized. So the result of this calculation is an approximation although it is different from the simulation or the situation, the trend of the change is still the same as the result of the analysis, only the phase margin is a little less than the ideal. It can be observed that as the  $I<sub>O</sub>$  current becomes smaller and smaller, the R<sub>LOAD</sub> becomes larger and larger. The unity-gain-bandwidth also shrinks, the situation getting worse if  $C<sub>O</sub>$  is taken into account, which means that the capacitor-less structure is limited by the load conditions and the impedance of the output node, and causes difficulty in the stabilization.

#### <span id="page-11-0"></span>**IV. EXPERIMENTAL RESULTS AND DISCUSSIONS**

The proposed LDO regulator is fabricated in  $0.18 \mu$ m CMOS. The chip micrograph is shown in Fig. [26,](#page-11-1) and the core area is

<span id="page-11-2"></span>

**FIGURE 27.** PSRR measurement setup.

<span id="page-11-3"></span>



<span id="page-11-4"></span>

**FIGURE 29.** Load transient measurement setup.

0.0174mm<sup>2</sup>. The core area consists of the power transistors, the BIAS circuit, the main error amplifier  $EA_{\text{main}}$ , and the auxiliary amplifiers  $EA_H$ ,  $EA_L$ , and resistors.

To measure the power supply rejection ratio (PSRR) of the LDO regulator, the DC power supplied by the Agilent E3647A and the test signals are mixed by the Line Injector J2120A and then used as the input source. The RIGOL DL3021A is used as a fixed current source to control the load current, and then the Keysight DSOX4104 measures the input

<span id="page-12-0"></span>



<span id="page-12-1"></span>

**FIGURE 31.** Measured load transients at  $C_0 = 30pF$  of (a) 100 $\mu$ A to 100mA and (b) 100mA to 100 $\mu$ A.

and output signals respectively to obtain the measurement results, and the setup is shown in Fig. [27.](#page-11-2) The transient measurement setup of the line regulation is shown in Fig. [28.](#page-11-3) To transiently increase the input power from a lower voltage to a higher voltage, to handle the higher load current, the RIGOL DG992 pulse signal must be driven through the Keysight 33502 amplifier. The other settings are the same as those of the PSRR measurement, except for the inputs. The transient measurement setup of the load regulation is shown in Fig. [29,](#page-11-4) where the DC power supply is supplied by Agilent E3647A, followed by RIGOL DL3021A to control the load current from a small current transiently to a larger current, and then Keysight DSOX4104 to measure the output voltage and the load current respectively to obtain the results.

Fig.  $30(a)$  shows the load transition from light load  $100\mu A$ to 100mA with no capacitor at the output  $(C<sub>O</sub> = 0)$ , the rise time of the load current is about  $0.1\mu s$ , the input voltage is 1.8V, the output voltage is 1V, the drop voltage is 800mV, the undershoot is 43.5mV, the settling time is  $0.21\mu s$ , the steady-state output voltage is 1.006V at light load and 1V at heavy load. On the other hand, from a heavy load of 100mA to a light load of  $100\mu$ A, as shown in Fig.  $30(b)$ , the fall time of the load current is about  $0.1\mu s$ , the overshoot is 35mV and the settling time is  $0.23 \mu s$ .

The parasitic capacitance at the output node of the OCL-LDO regulator affects stability and transient performance, the larger the capacitance, the more significant the influence, considering the 30pF capacitance at the output node, the phase margin is still 47.8 degrees. However, the PCB wiring and wire bonding will also induce parasitic capacitance and inductance, so 30pF is the maximum allowable for this circuit.

The measured  $C_O$  = 30pF, input, and output voltages are the same at 1.8V to 1V. In Fig. [31 \(a\),](#page-12-1) from  $100\mu A$  to 100mA, the rise time of the load current is about  $0.45\mu s$ , and the settling time for the undershoot is  $0.21\mu s$  at  $51\text{mV}$ . On the other hand, in Fig.  $31(b)$ , from 100mA to  $100\mu$ A, the fall time of the load current is about  $0.45\mu s$ , the overshoot is  $44mV$ and the settling time is  $0.59\mu s$ . When designing a feedback system, it is important to consider the damping ratio, bandwidth, and slew rate in determining the magnitude of the undershoot and overshoot. If the system is underdamped, the undershoot and overshoot will be greater than in the case of overdamping or critical damping. Furthermore, the

<span id="page-13-0"></span>

**FIGURE 32.** Measured line transients from 1.8V to 3.3V with (a)  $I_0 = 100$ mA and (b)  $I_0 = 100 \mu$ A.

<span id="page-13-1"></span>

**FIGURE 33.** PSRR measured results.

output voltage may oscillate as a result of the equivalent series inductance of the bond wire, PCB circuitry, and capacitor. The undershoot and overshoot may also be exacerbated by the equivalent series resistance. OCL-LDOs suffer from parasitic capacitance at the output due to their capacitorless nature. This can cause the output pole to drop to a low frequency, compromising stability and limiting performance, especially if the output current is less or the parasitic capacitance is larger. Thus  $C<sub>O</sub> = 30pF$  and  $I<sub>O</sub> = 100\mu A$  are the limit for this LDO regulator.

When the load current is 100mA,  $V_{IN}$  rises from 1.8V to 3.3V where the rise time is  $1\mu s$  and the overshoot is 24mV. As  $V_{IN}$  falls from 3.3V to 1.8V where the fall time is  $1\mu s$ and the undershoot is  $26mV$ , as shown in Fig.  $32(a)$ . From Fig.  $32(a)$ , V<sub>O</sub> is 1V when V<sub>IN</sub> is 1.8V, and V<sub>O</sub> is 1.02V when  $V_{IN}$  is 3.3V, so the line regulation is 0.013(mV/V). On the other hand, when the load current is  $100\mu$ A, V<sub>IN</sub> rises from 1.8V to 3.3V where the rise time is  $1\mu s$  and the overshoot is 20mV, and  $V_{IN}$  falls from 3.3V to 1.8V where the fall time is  $1\mu$ s and the undershoot is  $20mV$  as shown in Fig.  $32(b)$ .

Form Fig.  $32(b)$ , V<sub>O</sub> is 1.006V when V<sub>IN</sub> is 1.8V and 1.026V when  $V_{IN}$  is 3.3V, so the line regulation is 0.2 (mV/mA).

The output voltage offset between heavy and light loads at steady state is too large to observe voltage variation during transients, this is because the output voltage offset of the line regulation is larger than the overshoot and undershoot, and ultimately only the change in the line regulation is visible. As a result, in Fig.  $32(b)$ , the overshoot and undershoot variations at light load  $(I<sub>O</sub> = 100\mu A)$  are less than 20mV, but cannot be measured or observed.

Fig. [33](#page-13-1) shows the PSRR measured results of the proposed LDO regulator, where the blue line indicates the heavy load  $(I<sub>O</sub> = 100mA)$ , which is about -39dB at low frequency before 1kHz, -36.9dB at 10kHz, and then the PSRR decreases significantly with the increase of the frequency, which is 30.2dB at 100kHz, and the remaining -9.9dB at 1MHz. The orange line indicates a light load ( $I<sub>O</sub> = 100\mu$ A) with a low frequency of approximately -42.9dB until 10kHz, -37.2dB at 100kHz, and -12.3 dB at 1MHz, and whether light or heavy loads no longer provide power supply noise rejection after the frequency reaches 10MHz.

TABLE [1,](#page-14-1) [\[26\]](#page-15-24) shows the best figure-of-merit (FOM) of 0.0064(ps·V) primarily due to the quiescent current of only 3nA. However, due to the tiny quiescent current, the settling time is slower and the  $\Delta V$  is significantly larger. However, it is still within the system range and does not reach saturation, such as a dropout voltage of 600 mV and an overshoot voltage of about 520 mV. The  $\Delta V$  in [\[30\]](#page-15-25) is particularly small, with the undershoot being only 13mV, although a slightly higher quiescent current of  $112\mu A$  is required. Instead of the OCL-LDO regulator, [\[28\]](#page-15-26) features the output capacitor architecture, which due to the  $1\mu$ F output capacitance, the  $\Delta V$  is very small with 26.25mV and 19.75mV, and the settling time is from  $3.75\mu s$  to  $6.3\mu$ s. This is a very good performance for the output capacitor architecture. The settling time is not inferior to the output capacitor-less architecture, but the quiescent current requires  $270\mu A$  as the maximum in the comparison table. Reference [\[29\]](#page-15-27) shows excellent performance in all

<span id="page-14-1"></span>



ξ Simulated results.

η Estimated form reported figures.

Γ Data obtained by calculating the parameters provided in the original paper by the author of this paper.

FOM[31]=( $\Delta t \times \Delta V_{\text{OMAX}} \times I_{\text{QMAX}} / \Delta I_0$ ),  $\Delta V_{\text{OMAX}}$  is the maximum value of the variation of the output voltage during the transient period, which is the larger value of undershoot or overshoot,  $\Delta t$  is the transition time of the output current,  $I_{Q(M\Delta X)}$  is the quiescent current, and  $\Delta I_Q$  is the difference between the minimum and maximum output currents of the LDO regulator.

<span id="page-14-0"></span>characteristics, with a settling time from  $0.17\mu s$  to  $0.22\mu s$ , except for the overshoot, which is poorer and reaches the maximum voltage of the system (dropout voltage of 200mV). In [\[27\], i](#page-15-28)t is the most advanced 65nm, with a settling time of  $0.1\mu$ s, which is the fastest in the comparison table, except that the overshoot is worse and also reaches the maximum. In [\[25\], t](#page-15-29)he current transition time  $\Delta t$  is 1 $\mu$ s, which results in an inferior FOM, but only  $6.2\mu\text{A}$  of quiescent current is required, and the  $\Delta I_O$  range is extensive from 1nA to 100mA. In particular, the output capacitance range of 0 to  $1\mu$ F enables output capacitance and output capacitorless architectures. The proposed LDO regulator ranks in the top three of the comparison table for both settling time and  $\Delta V$ but presents the largest dropout in the table. The proposed LDO Regulator input and output voltage specifications are suitable for the applications that step down 3.3V, 2.5V and 1.8V to 0.8V∼1V, such as lithium batteries and most of the switch mode power supply specifications. Moreover, this paper is mainly to verify the proposed ''Direct-Coupled Slew Rate Enhancement'' technique, so the larger the voltage range of the step down, the more the improvement of overshoot can be demonstrated.

#### **V. CONCLUSION**

In this paper, the direct-coupled slew rate enhancement technique is proposed to be applied to the OCL-LDO regulator. The chip is fabricated in the 0.18um CMOS process. It eliminates the necessity for tradeoffs between high-pass filter cutoff frequencies, as in the case of capacitive-coupled enhancement circuits, and operates within the unity-gain bandwidth of the auxiliary amplifier. Also, increasing the quiescent current of the auxiliary amplifier improves the f−3dB bandwidth, resulting in faster circuit response and better slew rate enhancement. The use of auxiliary amplifiers provides advantages over capacitive-coupled such as greater amplitude, superior enhancement, and better current efficiency. Therefore, significant transient performance improvement can be achieved without an apparent increase in area and power consumption, and the transient slew rate is greatly enhanced. The proposed technique will not affect other characteristics of the LDO regulator such as stability, frequency compensation, line regulation, and load regulation. More importantly, the technique can be implemented on the same circuit as other techniques.

#### **ACKNOWLEDGMENT**

The authors would like to thank Taiwan Semiconductor Research Institute (TSRI) for the chip fabrication.

#### **REFERENCES**

- <span id="page-15-0"></span>[\[1\] D](#page-0-0). Wang and P. K. Chan, "A sub-1-V 100-mA OCL-LDO regulator with process-temperature-aware design for transient sustainability,'' *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 28, no. 2, pp. 390–402, Feb. 2020, doi: [10.1109/TVLSI.2019.2940489.](http://dx.doi.org/10.1109/TVLSI.2019.2940489)
- <span id="page-15-1"></span>[\[2\] E](#page-0-1). N. Y. Ho and P. K. T. Mok, ''A capacitor-less CMOS active feedback low-dropout regulator with slew-rate enhancement for portable on-chip application,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 2, pp. 80–84, Feb. 2010, doi: [10.1109/TCSII.2009.2038630.](http://dx.doi.org/10.1109/TCSII.2009.2038630)
- <span id="page-15-2"></span>[\[3\] H](#page-0-2). Li, C. Zhan, and N. Zhang, ''A fully on-chip digitally assisted LDO regulator with improved regulation and transient responses,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 11, pp. 4027–4034, Nov. 2018, doi: [10.1109/TCSI.2018.2851514.](http://dx.doi.org/10.1109/TCSI.2018.2851514)
- <span id="page-15-3"></span>[\[4\] I](#page-0-3). Jeon, T. Guo, and J. Roh, "300 mA LDO using  $0.94 \mu A$  IQ with an additional feedback path for buffer turn-off under lightload conditions,'' *IEEE Access*, vol. 9, pp. 51784–51792, 2021, doi: [10.1109/ACCESS.2021.3069316.](http://dx.doi.org/10.1109/ACCESS.2021.3069316)
- <span id="page-15-4"></span>[\[5\] Q](#page-0-4).-H. Duong, H.-H. Nguyen, J.-W. Kong, H.-S. Shin, Y.-S. Ko, H.-Y. Yu, Y.-H. Lee, C.-H. Bea, and H.-J. Park, ''Multiple-loop design technique for high-performance low-dropout regulator,'' *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2533–2549, Oct. 2017, doi: [10.1109/JSSC.2017.2717922.](http://dx.doi.org/10.1109/JSSC.2017.2717922)
- <span id="page-15-5"></span>[\[6\] M](#page-0-5). Al-Shyoukh, H. Lee, and R. Perez, ''A transient-enhanced lowquiescent current low-dropout regulator with buffer impedance attenuation,'' *IEEE J. Solid-State Circuits*, vol. 42, no. 8, pp. 1732–1742, Aug. 2007, doi: [10.1109/JSSC.2007.900281.](http://dx.doi.org/10.1109/JSSC.2007.900281)
- <span id="page-15-6"></span>[\[7\] M](#page-0-6). Ho, J. Guo, K. H. Mak, W. L. Goh, S. Bu, Y. Zheng, X. Tang, and K. N. Leung, ''A CMOS low-dropout regulator with dominant-pole substitution,'' *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6362–6371, Sep. 2016, doi: [10.1109/TPEL.2015.2503919.](http://dx.doi.org/10.1109/TPEL.2015.2503919)
- <span id="page-15-7"></span>[\[8\] N](#page-1-3). Nise, *Control Systems Engineering*, 7th ed. Hoboken, NJ, USA: Wiley, 2015.
- <span id="page-15-8"></span>[\[9\] G](#page-1-4). S. Kim, J. K. Park, G.-H. Ko, and D. Baek, ''Capacitor-less low-dropout (LDO) regulator with 99.99% current efficiency using active feedforward and reverse nested Miller compensations,'' *IEEE Access*, vol. 7, pp. 98630–98638, 2019, doi: [10.1109/ACCESS.2019.](http://dx.doi.org/10.1109/ACCESS.2019.2930079) [2930079.](http://dx.doi.org/10.1109/ACCESS.2019.2930079)
- <span id="page-15-9"></span>[\[10\]](#page-1-5) S. Kit Lau, P. K. T. Mok, and K. Nang Leung, "A low-dropout regulator for SoC with Q-reduction,'' *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 658–664, Mar. 2007, doi: [10.1109/JSSC.2006.891496.](http://dx.doi.org/10.1109/JSSC.2006.891496)
- <span id="page-15-10"></span>[\[11\]](#page-1-6) K. Nang Leung and P. K. T. Mok, "A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation,'' *IEEE J. Solid-State Circuits*, vol. 38, no. 10, pp. 1691–1702, Oct. 2003, doi: [10.1109/JSSC.2003.817256.](http://dx.doi.org/10.1109/JSSC.2003.817256)
- <span id="page-15-11"></span>[\[12\]](#page-1-7) H. Lee, P. K. T. Mok, and K. Nang Leung, "Design of low-power analog drivers based on slew-rate enhancement circuits for CMOS low-dropout regulators,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, no. 9, pp. 563–567, Sep. 2005, doi: [10.1109/TCSII.2005.850781.](http://dx.doi.org/10.1109/TCSII.2005.850781)
- <span id="page-15-12"></span>[\[13\]](#page-1-8) M. Huang, H. Feng, and Y. Lu, "A fully integrated FVF-based lowdropout regulator with wide load capacitance and current ranges,'' *IEEE Trans. Power Electron.*, vol. 34, no. 12, pp. 11880–11888, Dec. 2019, doi: [10.1109/TPEL.2019.2904622.](http://dx.doi.org/10.1109/TPEL.2019.2904622)
- <span id="page-15-13"></span>[\[14\]](#page-1-9) K. N. Leung and Y. S. Ng, "A CMOS low-dropout regulator with a momentarily current-boosting voltage buffer,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2312–2319, Sep. 2010, doi: [10.1109/TCSI.2010.2043171.](http://dx.doi.org/10.1109/TCSI.2010.2043171)
- <span id="page-15-14"></span>[\[15\]](#page-1-10) M. Ho and K. N. Leung, "Dynamic bias-current boosting technique for ultralow-power low-dropout regulator in biomedical applications,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 58, no. 3, pp. 174–178, Mar. 2011, doi: [10.1109/TCSII.2011.2110330.](http://dx.doi.org/10.1109/TCSII.2011.2110330)
- <span id="page-15-15"></span>[\[16\]](#page-1-11) X. Zhao, Q. Zhang, Y. Xin, S. Li, and L. Yu, "A high-efficiency fasttransient LDO with low-impedance transient-current enhanced buffer,'' *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 8976–8987, Aug. 2022, doi: [10.1109/TPEL.2022.3154598.](http://dx.doi.org/10.1109/TPEL.2022.3154598)
- <span id="page-15-16"></span>[\[17\]](#page-1-12) C.-H. Wu and L.-R. Chang-Chien, "Design of the output-capacitorless low-dropout regulator for nano-second transient response,'' *IET Power Electron.*, vol. 5, no. 8, pp. 1551–1559, 2012.
- <span id="page-15-17"></span>[\[18\]](#page-2-2) C. Zhan and W.-H. Ki, "Output-capacitor-free adaptively biased lowdropout regulator for system-on-chips,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 5, pp. 1017–1028, May 2010, doi: [10.1109/TCSI.2010.2046204.](http://dx.doi.org/10.1109/TCSI.2010.2046204)
- <span id="page-15-18"></span>[\[19\]](#page-2-3) K. Keikhosravy and S. Mirabbasi, ''A 0.13-µm CMOS low-power capacitor-less LDO regulator using bulk-modulation technique,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 11, pp. 3105–3114, Nov. 2014, doi: [10.1109/TCSI.2014.2334831.](http://dx.doi.org/10.1109/TCSI.2014.2334831)
- <span id="page-15-19"></span>[\[20\]](#page-2-4) T. C. Carusone, D. Johns, and K. Martin, *Analog Integrated Circuit Design*, 2nd ed. New York, NY, USA: Wiley, 2011.
- <span id="page-15-20"></span>[\[21\]](#page-2-5) Ó. Pereira-Rial, P. López, and J. M. Carrillo, ''0.6-V-VIN 7.0-nA-IQ 0.75-mA-IL CMOS capacitor-less LDO for low-voltage micro-energyharvested supplies,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 2, pp. 599–608, Feb. 2022, doi: [10.1109/TCSI.2021.3123057.](http://dx.doi.org/10.1109/TCSI.2021.3123057)
- <span id="page-15-21"></span>[\[22\]](#page-6-5) B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York, NY, USA: McGraw-Hill, 2001.
- <span id="page-15-22"></span>[\[23\]](#page-6-6) G. A. Rincon-Mora, *Analog IC Design with Low-Dropout Regulators*. New York, NY, USA: McGraw-Hill, 2009.
- <span id="page-15-23"></span>[\[24\]](#page-6-7) K.-H. Chen, *Power Management Techniques for Integrated Circuit Design*. Singapore: Wiley, 2016.
- <span id="page-15-29"></span>[\[25\]](#page-0-7) A.-T. Grajdeanu, C. Raducan, C.-S. Plesa, M. Neag, L. Varzaru, and M. D. Topa, ''Fast LDO handles a wide range of load currents and load capacitors, up to 100 mA and over  $1 \mu$ F," *IEEE Access*, vol. 10, pp. 9124–9141, 2022, doi: [10.1109/ACCESS.2022.3143351.](http://dx.doi.org/10.1109/ACCESS.2022.3143351)
- <span id="page-15-24"></span>[\[26\]](#page-0-7) Ó. Pereira-Rial, P. López, J. M. Carrillo, V. M. Brea, and D. Cabello, ''An 11 mA capacitor-less LDO with 3.08 nA quiescent current and SSFbased adaptive biasing,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 3, pp. 844–848, Mar. 2022, doi: [10.1109/TCSII.2021.3130674.](http://dx.doi.org/10.1109/TCSII.2021.3130674)
- <span id="page-15-28"></span>[\[27\]](#page-0-7) N. Liu and D. Chen, ''A transient-enhanced output-capacitorless LDO with fast local loop and overshoot detection,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 10, pp. 3422–3432, Oct. 2020, doi: [10.1109/TCSI.2020.2991747.](http://dx.doi.org/10.1109/TCSI.2020.2991747)
- <span id="page-15-26"></span>[\[28\]](#page-0-7) L. Dong, X. Zhao, and Y. Wang, "Design of an adaptively biased lowdropout regulator with a current reusing current-mode OTA using an intuitive analysis method,'' *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10477–10488, Oct. 2020, doi: [10.1109/TPEL.2020.2976118.](http://dx.doi.org/10.1109/TPEL.2020.2976118)
- <span id="page-15-27"></span>[\[29\]](#page-0-7) J. Tang, J. Lee, and J. Roh, ''Low-power fast-transient capacitor-less LDO regulator with high slew-rate class-AB amplifier,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 3, pp. 462–466, Mar. 2019, doi: [10.1109/TCSII.2018.2865254.](http://dx.doi.org/10.1109/TCSII.2018.2865254)
- <span id="page-15-25"></span>[\[30\]](#page-0-7) S. Bu, J. Guo, and K. N. Leung, "A 200-ps-response-time outputcapacitorless low-dropout regulator with unity-gain bandwidth >100 MHz in 130-nm CMOS,'' *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 3232–3246, Apr. 2018, doi: [10.1109/TPEL.2017.2711017.](http://dx.doi.org/10.1109/TPEL.2017.2711017)
- [\[31\]](#page-0-7) J. Guo and K. N. Leung, "A 6- $\mu$ W chip-area-efficient output-capacitorless LDO in 90-nm CMOS technology,'' *IEEE J. Solid-State Circuits*, vol. 45, no. 9, pp. 1896–1905, Sep. 2010, doi: [10.1109/JSSC.2010.2053859.](http://dx.doi.org/10.1109/JSSC.2010.2053859)



SHAO-KU KAO (Member, IEEE) received the B.Eng. degree (Hons.) in electrical and electronic engineering from the University of Canterbury, Christchurch, New Zealand, in 1997, and the M.S. and Ph.D. degrees from National Taiwan University, Taiwan, in 2002 and 2007, respectively. From 1997 to 2002, he was a Senior Research and Development Engineer with Tamarack Microelectronics Inc., and was responsible for the development of front-end circuits for fast ethernet.

Since December 2007, he has been with the Department of Electrical Engineering, Chang Gung University, Taiwan, where he is currently a Full Professor. His research interests include the design of power ICs, energyharvesting techniques, high-speed I/O circuits, and advanced analog/digital mixed-signal VLSI design. He is the Associate Editor-in-Chief of *IEEE Nanotechnology Magazine*.



JIAN-JIUN CHEN received the M.Sc. degree in electrical engineering from Chang Gung University, Taiwan, in 2018, where he is currently pursuing the Ph.D. degree in electrical engineering.

His research interests include analog integrated circuits, operational amplifiers, and power management integrated circuits.

CHIEN-HUNG LIAO has been with the Yu-Pao Hsu Trauma Center, Department of Trauma and Emergency Division, Surgical Department, Chang-Gung Memorial Hospital, Chang Gung University, Taoyuan City, Taiwan. He has published numerous research papers and articles in reputed journals and has various other achievements in related studies. He has extended his valuable service to the scientific community with his extensive research work.



YU-JEN LU received the M.D. degree from China Medical University, Taichung, Taiwan, in 2002, and the Ph.D. degree in biomedical materials from Chang Gung University, Taiwan, in 2015.

From 2012 to 2014, he was a Postdoctoral Researcher with the Helen Diller Comprehensive Cancer Center, Frank McCormick's Laboratory, UCSF. He is currently the Division Director of the Spinal Neurosurgery Division, Neurosurgery Department, Chang Gung Memorial Hospital, Linkou, Taiwan, and an Associate Professor with the Department of

Traditional Chinese Medicine, Chang Gung University. His research interests include minimal invasive spine surgery, improvement percutaneous endoscopic spine surgery, peripheral nerve repair using adaptable microporous hydrogels, and controlled release nanoparticle platforms in glioma treatment.

Prof. Lu is a Council Member of Taiwan Society of Endoscopic Spine Surgery. He was a recipient of the Outstanding Paper Award Chang Gung Memorial Hospital, from 2017 to 2023. He was a recipient of the National Innovation Award, in 2019 and 2022. He received the Best Poster Award from The Royal Society of Chemistry-Tokyo International Conference 2018, Chiba, Japan. His publications were awarded by the Den-Mei Brain Tumor Education Foundation, in 2015, 2016, 2017, and 2020. He is also the Deputy Secretary-General of Taiwan Society for Middle Youth Neurosurgery.



**JER-CHYI WANG** received the B.Sc. and Ph.D. degrees from National Chiao-Tung University, Hsinchu, Taiwan, in 1998 and 2003, respectively. He is currently a Distinguished Professor with the Department of Electronic Engineering, Chang Gung University, Taoyuan, Taiwan; a Research Fellow with the Department of Neurosurgery, Chang Gung Memorial Hospital, Linkou, Taiwan; and an Adjunct Professor with the Department of Electronic Engineering, Ming Chi University

of Technology, Taiwan. He has published more than 110 SCI journal papers and gained 30 patents in various fields, including characterization of ceramic materials in nano-devices, metal-gate/high-κ stacked materials and technologies, advanced materials in memory device technology, bio-sensing material and device fabrication and applications, and 3-D process and device simulation.