

RESEARCH ARTICLE

A 28-GHz–195-dB FoM_A 3.72-GHz/V Class-B/C Nested-*gm* VCO With Coupled Tail Filtering in a 65-nm CMOS

GWANG SUB KIM¹, KWANG-IL OH¹, AND DONGHYUN BAEK¹, (Senior Member, IEEE)

Department of Electronic and Electrical Engineering, Chung-Ang University, Seoul 06974, South Korea

Corresponding author: Donghyun Baek (dhbaek@cau.ac.kr)

This work was supported in part by the Chung-Ang University Graduate Research Scholarship, in 2020; in part by the Institute for Information and Communications Technology Planning and Evaluation (IITP) grant funded by Korean Government [Ministry of Science and Information and Communications Technologies (ICT) (MSIT)] (Development of Intelligent Radar Platform Technology for Smart Environments) under Grant 2019-0-00138; and in part by the Technology Innovation Program (or Industrial Strategic Technology Development Program, Development of Single Chip Radar Sensor for 4-D Image Radar) funded by the Ministry of Trade, Industry and Energy (MOTIE) under Grant RS-2023-00232390.

ABSTRACT This paper introduces a class-B/C nested-*gm* voltage-controlled oscillator (VCO) with coupled tail filtering in the 28 GHz band. The addition of only two cross-coupled NMOSs duplicates the *gm* to boost the transconductance. This topology exhibits the characteristics of coupled VCOs, such as when two VCOs are interconnected through a transformer. The core area is minimized by implementing a tail-filtering inductor for a secondary harmonic filter in same space with the primary transformer. The proposed VCO is fabricated with a 65-nm CMOS process, an output frequency of 25.4–29.12 GHz, and a K_{VCO} of 3.72 GHz/V. It has a supply voltage of 1 V and consumes 16.8 mW of power. It exhibits a phase noise of –105.34 dBc/Hz with a 1 MHz offset. The proposed VCO has a core area of 0.06 mm². The figure of merit (FoM), FoM according to the area, and FoM according to K_{VCO} are –182.37, –194.96, and –192.66 dB, respectively.

INDEX TERMS Area saving, CMOS, class-B/C, high VCO gain, *gm* boosting, LC tank, nested *gm*, noise filtering, phase noise, VCO.

I. INTRODUCTION

LC voltage-controlled oscillators (VCOs) are essential in wireless communication and sensor applications to generate the variable frequencies required for signal transmission and reception. In particular, frequency-modulated continuous wave (FMCW) radar applications require high-gain VCOs that output wide frequency signals in one channel for high-distance resolution. VCO performance requires a pure signal to ensure the precision of the frequency output under low power consumption and to improve the efficiency of the device by reducing noise within the system. Therefore, VCO designs employ phase noise and power consumption as a figure of merit (FoM). In this process, the FoM for integration density and that for VCO gain (K_{VCO}) are defined as FoM_A

The associate editor coordinating the review of this manuscript and approving it for publication was Yuh-Shyan Hwang¹.

and FoM_{KVCO}, respectively. These FoMs are benchmarks in wireless communication, radar, and sensor technologies that require continuous frequency control and efficient power consumption.

The Lesson equation is generally used to determine the phase noise in VCOs. Phase noise is defined using various parameters, including the resonator's output frequency (f_{OUT}), LC tank inductance (L), noise factor (F), oscillation amplitude (V_A), and quality factor (Q). While L , f_{OUT} , and F are proportional to the phase noise, Q and V_A are inversely proportional. This equation describes how resonator characteristics and loading quality factors affect VCO phase noise at different frequency offsets from the carrier frequency.

In a VCO, an effective negative *gm* is essential for stable and controlled oscillations. This characteristic counteracts the inherent positive resistance within LC tank circuits. By providing negative transconductance, the VCO compensates for




FIGURE 1. Overview of effective negative conductance (g_m) topologies: (a) class-B VCO, (b) a DC decoupling class-C VCO, and (c) a transformer-coupled class-C VCO.

the loss of the tank circuit, ensuring continuous oscillation. This negative g_m is crucial in regulating the amplitude of the oscillation signal and stabilizing the oscillation frequency, contributing to the overall stability of the VCO.

Fig. 1 illustrates an effective negative g_m topology. Fig. 1(a) presents cross-coupled NMOS transistors in a class-B VCO configuration [1], [2], [3], [4], [5], [6], [7], [8], [9], [10], [11], [12], [13]. These transistors are biased to operate near the cut-off region, enabling the AC to generate oscillation waveforms. Cross-coupling between these components improves the linearity and frequency stability to ensure consistent output signals. Fig. 1(b) and (c) present a VCO with class-C operation. In the VCO design shown in Fig. 1(b), a DC decoupling capacitor removes the DC bias in the signal path, and only an AC component can pass through [14], [15], [16], [17], [18], [19], [20], [21], [22], [23], [24], [25], [26], [27], [28], [29], [30], [31], [32], [33], [34], [35], [36], [37]. This component ensures that the VCO operates in a way that prevents any unwanted DC interference from affecting the output signal. However, it results in a low Q and high F because high resistance is required to apply the common-mode DC bias voltage (V_{BIAS}). Therefore, a phase noise drop is inevitable according to the Lesson equation.

Fig. 1(c) shows that, in the class-C operation, the transformer feedback involves the integration of the transformer with the resonant LC tank. This feedback mechanism directs energy back into the tank, helping to improve the resonance and maintain the oscillation [38], [39], [40], [41], [42], [43], [44], [55], [56]. In a transformer-coupled VCO, the phase noise can be affected by the transformer's mutual inductance (k). Nonlinearity or fluctuations in the transformer characteristics, such as loss or coupling fluctuations with the frequency, can produce phase noise that affects the output signal quality of the VCO. As a result, it is essential to design a transformer with a high k and Q . In addition to these designs, class-F VCOs have been developed that employ both differential-mode (DM) and common-mode (CM) resonances by shaping impulse sensitivity functions (ISFs), dramatically improving phase noise performance [50], [51], [52], [53].

Several techniques have been developed to suppress the phase noise of LC VCOs. For example, VCO tail filtering has been designed to suppress secondary harmonics. This method implements inductor LH and capacitor CH between the negative g_m and AC ground. The LC tank suppresses even harmonics with high impedance to the second harmonic frequency [10], [11], [12], [29], [36], [44], [49]. As the LC configuration of the tail, the node touching the negative g_m falls to a voltage lower than the ground and secures the V_{DS} of the core MOSFET, increasing the output power of the VCO. This tail harmonic filtering technique reduces the phase noise but requires a greater area due to the additional inductor. This area issue can be solved by coupling the tail filtering inductor to a primary inductor with a low k [12].

Another useful technique is g_m boosting, which can be achieved in two ways: (1) the current paths can be arranged at the gates of two cross-coupled MOSFETs [27], [28], [29], [30], [31], [32], [33], [41], [42] or (2) the current paths can be arranged in parallel with two other MOSFETs [8], [9], [36], [43]. These methods increase the oscillation amplitude of the output signal and support rapid start-up. This approach is suitable for class-C VCO structures with a low oscillation start-up power consumption because it reduces the core current. This technique also reduces the phase noise by increasing the signal amplitude according to the Lesson equation but requires additional total power consumption.

Dual-core coupling VCOs that integrate two oscillators interconnected through a coupling network have also been developed [45], [46], [47], [48], [54]. Typically, the primary core acts as the primary oscillator generating the main signal, while the secondary core adjusts the frequency by synchronizing with the primary core through a coupling network. Dual-core coupling VCOs offer a wider frequency tuning range (FTR) and lower phase noise. However, this design is complicated by the synchronization between the two cores, which requires sophisticated calibration, resulting in greater design complexity and lower integration efficiency.

A VCO controls the output frequency by constructing a varactor whose capacitance changes depending on the input voltage. As the varactor size increases, K_{VCO} increases to

produce a wide FTR, but the output frequency sensitivity increases depending on the input voltage of the VCO. This also affects the Q of the core, resulting in low phase noise for the VCO [49]. Previous studies on VCOs have reduced the phase noise by increasing the Q while constructing a small varactor that is insensitive to changes in frequency but is characterized by a narrow FTR. These VCOs implement a parallel capacitor bank to implement multiple channels and expand the practical FTR. The VCO proposed in the present study is an FMCW radar application target with a continuously broad FTR that implements only a large varactor without a capacitor bank. The proposed VCO thus has a novel structure with low phase noise despite the Q loss.

The proposed VCO implements a coupled tail-filtering technique with a coupled VCO to reduce the area and utilizes a class-C nested-gm topology to boost the gm and thus suppress the phase noise. In this topology, where two VCOs are interconnected, only two cross-coupled NMOSs are added to the transformer-coupled class-C VCO. The proposed VCO supports class-B/C mode by adjusting the bias voltage to the secondary inductor. Configuring a tail-filtering inductor as a transformer is thus advantageous for wide-band impedance, exhibiting a low k with the other two inductors. The proposed LC tank of the VCO achieves a frequency range of 25.40–29.12 GHz and a K_{VCO} of 3.72 GHz/V because it only employs a varactor without a capacitor bank.

The remainder of this paper is structured as follows. Section II describes the concept and circuit diagram of the proposed nested-gm class-B/C VCO with coupled tail filtering. The measurement results and conclusions are then presented in Sections III and IV, respectively.

II. PROPOSED DESIGN IMPLEMENTATION

Fig. 2 presents a block diagram of the proposed class-B/C nested-gm VCO. Two LC banks and an effective negative gm are employed with tail filtering. The two VCOs are interconnected, supplying voltage for each core. The proposed VCO operates in class-B mode if the internal voltage is equal to the supply voltage (i.e., $V_{INT} = V_{DD}$) and operates in class-C mode if the internal voltage is less than the supply voltage (i.e., $V_{INT} < V_{DD}$). Because both VCOs must oscillate during regular operation, V_{INT} cannot be zero, and the voltage may fall to the minimum oscillation condition. The nested gm in the proposed VCO has the effect of an overlapping gm via the effective negative gm bound to two stages. The gm -boosting techniques described in previous studies add current to the core, but the nested-gm approach employed in the proposed VCO multiplies the effective gm_1 and gm_2 using a two-stage common-source amplifier. Two LC tanks are coupled to each other and have one resonance frequency. Using tail filtering, the second harmonics are suppressed to reduce the phase noise.

Fig. 3 displays a circuit diagram of the proposed class-B/C nested-gm VCO with coupled tail filtering. M1 and M2 are cross-coupled by transformers L1 and L3, and L1 and two C_{var} pairs are employed as primary LC tanks. In addition,




FIGURE 2. Block diagram of the proposed VCO.




FIGURE 3. Schematic of the proposed class-B/C nested-gm VCO with coupled tail filtering.

M3 and M4 are cross-coupled, and the parasitic capacitors of M1–4 and L3 are employed as secondary LC tanks in the coupled VCO. The oscillation signal is sent back to L1 via L3, and the resonance signal is generated due to the negative gm of M3 and M4. In L3, M1 and M2 amplify the output signal swing; therefore, the proposed design can reduce the VCO phase noise. Second harmonic tail filtering is implemented as C_H and L4 and as a transformer coupled to the other inductors with a low k . The control voltage (V_C) determines the capacitance of C_{var} so that the VCO oscillation frequency can be adjusted. L2 is used to transfer the VCO output signal to the buffer for measurement. L2 is also implemented as a

transformer so that the input impedance of the buffer does not affect the VCO core.

The sinewave has harmonic properties. The phase noise of the VCO is reduced by eliminating the second harmonic, which is an even number that affects signal interference. The differential fundamental signals ($f_{O+/-}$) of the VCO are mixed at the source of the VCO core MOSFET, resulting in a second harmonic signal ($2f_0$). The LC tail filter is configured on this node to filter out $2f_0$. However, the secondary harmonic frequency also shifts because the VCO outputs a frequency that changes according to the input voltage. Previous studies have solved this by externally adjusting C_H or the LC tank in the tail filtering unit with a switch to suppress $2f_0$ and thus meet the target frequency. The proposed VCO employs L4 as a transformer and designs the impedance (Z_{Tail}) of the tail filtering node to exhibit a wide-band characteristic. When two inductors with different resonant frequencies are grouped into low k transformers, they exhibit wideband impedance characteristics [12]. Fig. 4(a) presents the simulation results for the impedance viewed from each node. In the circuit for the proposed VCO, Z_O and Z_{Gate} have high impedance at f_0 , while Z_{Tail} exhibits resonant characteristics at f_0 and $2f_0$. Fig. 4(b) displays the transient simulation results for the proposed VCO. V_{Tail} oscillates to $2f_0$ with a common-mode voltage close to zero due to tail filtering. The resistance of L4 encounters a high current and has a common-mode voltage greater than zero. As a result, the amplitude of the proposed output signal from the VCO increases while V_{Tail} has a voltage lower than zero. Fig. 4(c) presents the ISF, g_{ds} , g_m , and g_m/g_{ds} transient simulation results for the primary VCO and the coupled VCO.

Fig. 5 shows the layout of the proposed nested-gm VCO. According to the circuit diagram in Fig. 3, the primary inductor L1 is configured with the highest and thickest metal layer M9 to obtain a high Q [35]. The L2 and L3 inductors are composed of metals M8 and M7, respectively, to maintain a high k . L4 is located far from the core inductors to obtain a low k . Table 1 presents the results of the proposed VCO parameters obtained from the simulation. L1, L2, L3, and L4 obtain 124.2, 197.0, 167.3, and 139.2 pH, respectively, while Q1, Q2, Q3, and Q4 are 25, 9, 12, and 2, respectively. A coupling factor of around 0.8 is obtained from L1, L2, and L3, which are near the center, while a value of about 0.25 is observed from L4, which is far from the center. The transformers use high-layer metals M7–9, and C_{var} is located close to the core MOSFETs of M1–4.

III. MEASUREMENT RESULTS

Fig. 6 presents die micrographs of the proposed nested-gm VCO with coupled tail filtering fabricated using a 65 nm CMOS process. The proposed VCO core occupies an area of 0.06 mm². The measurement equipment measures the phase noise and spectrum of the proposed VCO with a signal source analyzer and a PXA signal analyzer. A transformer and a buffer amplifier are configured in the VCO core according to the specifications of the measurement equipment, and an




FIGURE 4. Simulation results for (a) the impedance of the proposed VCO, (b) the transient voltage, and (c) the ISF, g_{ds} , g_m and g_m/g_{ds} .

on-chip current mode logic frequency divider is configured to output a frequency that is eight times lower than VCO outputs.

Fig. 7 presents the measurement results for the phase noise of the proposed nested-gm VCO. Specifically, Fig. 7(a) displays the measurement results for the signal output to an on-chip divider, showing that -123.4 dBc/Hz is obtained at a 1 MHz offset with a 3.64 GHz carrier, while -105.3 dBc/Hz, which is the conversion data, is obtained with a 29.12 GHz carrier. Fig. 7(b) and (c) present the measurement and






FIGURE 5. Layout of the proposed nested-gm VCO with coupled tail filtering.

TABLE 1. Proposed VCO parameters.


Parameter	Value	Parameter	Value
$L1$	124.2 pH	k_{12}	0.87
$L2$	197.0 pH	k_{13}	0.83
$L3$	167.3 pH	k_{14}	0.28
$L4$	139.2 pH	k_{23}	0.78
$Q1$	25	k_{24}	0.21
$Q2$	9	k_{34}	0.25
$Q3$	12	-	-
$Q4$	2	-	-



(a)



(b)



(c)

FIGURE 7. Phase noise results for the proposed VCO (a) at a carrier frequency of 3.64 GHz, (b) simulation and measurement data, and (c) flicker phase noise corner.




FIGURE 6. Die micrographs and die block diagram.

simulation results for the phase noise and the flicker noise corner, respectively. In a non-ideal environment, unexpected

RLC between the printed circuit board (PCB) and chip and process-voltage-temperature (PVT) variation reduces the phase noise performance by less than 1 dBc/Hz. Furthermore, an unexpected parasitic effect in the electromagnetic (EM) and corner simulations in the VCO circuit impacts all the

TABLE 2. Performance summary and comparison table.

References	Unit	This work	TICAS-II [13]	TMTT [35]	VLSI [42]	JSSC [53]	JSSC [54]
Year	-	2024	2022	2023	2023	2024	2024
Technology	-	65 nm CMOS	65 nm CMOS	90 nm SiGe BiCMOS	65 nm CMOS	65 nm CMOS	65 nm CMOS
Topology	-	Nested-gm, Coupled tail filtering	Coupled tail filtering	Tail filtering	gm-boosting	Class-F	Dual core coupled VCO
Supply Voltage	V	1	1	1.8	1	0.6	0.54
Output Frequency	GHz	25.4–29.12	4.2–4.6	27.9–28.8	19.43–20.62	12.3–15.2	11.5–14.3
Cap-Bank Bit-Width	bit	0	2	4	2	6	-
K _{VCO}	GHz/V	3.72	0.06	0.28 [^]	0.6	0.072	0.06
Power	mW	16.8	7.4	24.7	23.6	9.6	5.6
Area	mm ²	0.06	0.52	0.09	-	0.06	0.065
Phase Noise @ 1MHz	dBc/Hz	-105.34	-126.3	-109.5	-102.05	-118	-119.2
FoM	dB	-182.37	-190.5	-185.2	-174.35	-180	-192.8
FoM _A	dB	-194.96	-193.34	-195.65	-	-192.2	-204.6
FoM _{KVCO}	dB	-192.66	-166.06	-174.07	-169.91	-157.14	-168.36

[^]Estimated K_{VCO} for the frequency range overlaps by 50%




FIGURE 8. Measurement results for the power consumption and output frequency.




FIGURE 10. FoMs calculated using the measured data.




FIGURE 9. Measurement results for the power spectrum.

factors of the Lesson equation. In addition, depending on the output frequency range and voltage bias condition of VCO,

the measurement results of the phase noise and the flicker noise corner differ from the simulation.

Fig. 8 presents the measured power consumption and output frequency of the proposed VCO. The value of C_{var} decreases as V_C increases, and consequently the power consumption decreases. The VCO output frequency according to the input voltage V_C is 25.40–29.12 GHz, and K_{VCO} is 3.72 GHz/V. At the highest output frequency of 29.12 GHz, 16.8 mW of power is consumed, and the supply voltage is 1 V. The output frequency of the proposed VCO is about 1 GHz lower even though EM data, PVT variation, and parasitic capacitance are considered in the simulation. Fig. 9 presents the output spectrum measurement results, with -15.68 dBm obtained at 29.12 GHz.

Fig. 10 presents the FoMs for the proposed VCO based on the measurement results. The equations for the FoM, FoM_A

and FoM_{KVCO} are as follows:

$$FoM = \mathcal{L}(\Delta f) - 20\log\left(\frac{f_{out}}{\Delta f}\right) + 10\log\left(\frac{P_{DC}}{mW}\right), \quad (1)$$

$$FoM_A = FoM - 10\log\left(\frac{Area}{mm^2}\right), \quad (2)$$

$$FoM_{KVCO} = FoM - 20\log\left(K_{VCO} \cdot \frac{V}{GHz}\right) \quad (3)$$

In equations (1), (2), and (3), Δf is the offset frequency, $\mathcal{L}(\Delta f)$ is the phase noise, f_{OUT} is the output frequency, P_{DC} is the power consumption, and K_{VCO} is the gain of VCO. Table 2 presents a performance summary and comparison with state-of-the-art LC VCOs.

IV. CONCLUSION

The class-B/C VCO proposed in this article demonstrates low phase noise, a high K_{VCO} , and a small area due to its use of a nested-gm topology and coupled tail filtering. The proposed VCO is fabricated using a 65-nm RF CMOS process. This VCO adds two cross-coupled NMOSs to produce a structure where the coupled VCO and gm overlap to increase the signal amplitude. The phase noise is reduced by removing the secondary harmonic via LC tail filtering. This L is composed of a transformer to reduce the chip area. It has a large impedance in a wide frequency band due to the coupling of different frequencies. By reducing the gate voltage of the core MOSFET, the proposed VCO improves the FoM through the class-C operation. The proposed nested-gm VCO has an output frequency of 25.40–29.12 GHz and a K_{VCO} of 3.72 GHz/V without a capacitor bank. The supply voltage is 1 V, the power consumption is 16.8 mW, and the area is 0.06 mm². The FoM according to power, area, and K_{VCO} is –182.37, –194.96, and –192.66 dB, respectively.

REFERENCES

- [1] L. Fanori and P. Andreani, "Class-D CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3105–3119, Dec. 2013.
- [2] D. Huang, T. R. LaRocca, M.-C. Frank Chang, L. Samoska, A. Fung, R. L. Campbell, and M. Andrews, "Terahertz CMOS frequency generator using linear superposition technique," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2730–2738, Dec. 2008.
- [3] K. Raczkowski, N. Markulic, B. Hershberg, and J. Craninckx, "A 9.2–12.7 GHz wideband fractional-N subsampling PLL in 28 nm CMOS with 280 fs RMS jitter," *IEEE J. Solid-State Circuits*, vol. 50, no. 5, pp. 1203–1213, May 2015.
- [4] H. Xu, B. Luo, G. Jin, F. Feng, H. Guo, and X. Gao, "A flexible 0.73–15.5 GHz single LC VCO clock generator in 12 nm CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 11, pp. 4238–4242, Nov. 2022.
- [5] N. Xi, F. Lin, and T. Ye, "A low phase noise, high phase accuracy quadrature LC-VCO with dual-tail current biasing to insert reconfigurable phase delay," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 3, pp. 450–454, Mar. 2020.
- [6] N. Jahan and R. K. Pokharel, "Design of a K-band VCO implementing T-type LC network in 0.18- μ m CMOS technology," *IEEE Microwave Wireless Technol. Lett.*, vol. 33, no. 7, pp. 1–4, Jul. 2023.
- [7] M. Fang and T. Yoshimasu, "A -197.3-dBc/Hz FoMT wideband LC-VCO IC with a single voltage-controlled IMOS-based novel varactor in 40-nm CMOS SOI," *IEEE Trans. Microwave Theory Techn.*, vol. 68, no. 10, pp. 4116–4121, Oct. 2020.
- [8] K. Wang, R. Tang, Z. Zhao, J. Zhang, D. Li, L. Geng, and X. Gui, "A low gain variation LC-VCO with mutual inductive tuning for KVCO linearity compensation," *IEEE Microwave Wireless Technol. Lett.*, vol. 33, no. 1, pp. 55–58, Jan. 2023.
- [9] X. Ji, Y. Wang, X. Xia, and Y. Guo, "A capacitively coupled noise circulating VCO," *IEEE Microwave Wireless Compon. Lett.*, vol. 31, no. 10, pp. 1127–1129, Oct. 2021.
- [10] F. Bozorgi, E. Rahimi, M. Cui, and P. Sen, "K-band Class-B VCO in 22 nm FD-SOI with inductive source degeneration of the tail current source," *IEEE Microwave Wireless Compon. Lett.*, vol. 32, no. 11, pp. 1351–1354, Nov. 2022.
- [11] M. Garampazzi, P. M. Mendes, N. Codega, D. Manstretta, and R. Castello, "Analysis and design of a 195.6 dBc/Hz peak FoM P-N Class-B oscillator with transformer-based tail filtering," *IEEE J. Solid-State Circuits*, vol. 50, no. 7, pp. 1657–1668, Jul. 2015.
- [12] F. Hong, H. Zhang, and D. Zhao, "An X-band CMOS VCO using ultra-wideband dual common-mode resonance technique," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 9, pp. 3579–3590, Sep. 2022.
- [13] Y. Sun, W. Deng, H. Jia, Z. Wang, and B. Chi, "A 4.4-GHz 193.2-dB FoM 8-shaped-inductor based LC-VCO using orthogonal-coupled triple-coil transformer," in *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 10, pp. 4028–4032, Oct. 2022.
- [14] A. Garghetti, F. Quadrelli, M. Bassi, and A. Mazzanti, "Impact of the base resistance noise and design of a -190-dBc/Hz FoM bipolar Class-C VCO," *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 90–93, Jul. 2020. [Online]. Available: <https://ieeexplore.ieee.org/document/9131847>
- [15] Z. Zhu, L. Liang, and Y. Yang, "A startup robust feedback Class-C VCO with constant amplitude control in 0.18 μ m CMOS," *IEEE Microwave Wireless Compon. Lett.*, vol. 25, no. 8, pp. 541–543, Aug. 2015.
- [16] X. Liao and L. Liu, "A low-voltage robust Class-C VCO with dual digital feedback loops," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 11, pp. 2347–2351, Nov. 2020.
- [17] J. Chen, F. Jonsson, M. Carlsson, C. Hedenas, and L.-R. Zheng, "A low power, startup ensured and constant amplitude class-C VCO in 0.18 μ m CMOS," *IEEE Microwave Wireless Compon. Lett.*, vol. 21, no. 8, pp. 427–429, Aug. 2011.
- [18] C. Li and A. Liscidini, "Class-C PA-VCO cell for FSK and GFSK transmitters," *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1537–1546, Jul. 2016.
- [19] A. H. M. Shirazi, A. Nikpaik, R. Molavi, S. Lightbody, H. Djahanshahi, M. Taghivand, S. Mirabbasi, and S. Shekhar, "On the design of mm-Wave self-mixing-VCO architecture for high tuning-range and low phase noise," *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1210–1222, May 2016.
- [20] S. Liu, D. Sun, R. Ding, S. Huang, and Z. Zhu, "High-efficiency Class-C LC -VCO with AFC-based phase noise compensation," *IEEE Microwave Wireless Compon. Lett.*, vol. 28, no. 12, pp. 1125–1127, Dec. 2018.
- [21] L. Fanori and P. Andreani, "Highly efficient Class-C CMOS VCOs, including a comparison with Class-B VCOs," *IEEE J. Solid-State Circuits*, vol. 48, no. 7, pp. 1730–1740, Jul. 2013.
- [22] S. Perticaroli, S. Dal Toso, and F. Palma, "A harmonic Class-C CMOS VCO-based on low frequency feedback loop: Theoretical analysis and experimental results," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 9, pp. 2537–2549, Sep. 2014.
- [23] A. Mazzanti and P. Andreani, "A push–pull Class-C CMOS VCO," *IEEE J. Solid-State Circuits*, vol. 48, no. 3, pp. 724–732, Mar. 2013.
- [24] Y.-K. Cho, J.-W. Nam, and S.-W. Lee, "A low-power Class-C voltage-controlled oscillator with robust start-up and compact high-Q capacitor array," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 3, pp. 819–823, Mar. 2022.
- [25] C.-Y. Wu and Y.-T. Liao, "A 2.4 GHz low phase noise in-phase coupled Class-C quadrature VCO in 0.18 μ m CMOS," *IEEE Microwave Wireless Compon. Lett.*, vol. 25, no. 10, pp. 675–677, Oct. 2015.
- [26] H. Zhang and Q. Xue, "Design of wideband low phase noise Class-C QVCO with low amplitude and phase errors," *IEEE Microwave Wireless Compon. Lett.*, vol. 25, no. 11, pp. 724–726, Nov. 2015.
- [27] P. Shasidharan, H. Ramiah, and J. Rajendran, "A 2.2 to 2.9 GHz complementary Class-C VCO with PMOS tail-current source feedback achieving -120 dBc/Hz phase noise at 1 MHz offset," *IEEE Access*, vol. 7, pp. 91325–91336, 2019.
- [28] X. Cheng, F.-J. Chen, X.-L. Xia, J.-A. Han, X.-H. Luo, and Z.-C. Zhao, "A modified darlington-based Class-C VCO with simultaneous optimization of phase Noise/FoM in GaAs technology," *IEEE Microwave Wireless Compon. Lett.*, vol. 30, no. 5, pp. 500–503, May 2020.
- [29] M. T. Amin, J. Yin, P.-I. Mak, and R. P. Martins, "A 0.07 mm² 2.2 mW 10 GHz current-reuse class-B/C hybrid VCO achieving 196-dBc/Hz FoM_A," *IEEE Microwave Wireless Compon. Lett.*, vol. 25, no. 7, pp. 457–459, Jul. 2015.

- [30] T.-P. Wang and Y.-M. Yan, “A low-voltage low-power wide-tuning-range hybrid Class-AB/Class-B VCO with robust start-up and high-performance FOM_T ,” *IEEE Trans. Microwave Theory Techn.*, vol. 62, no. 3, pp. 521–531, Mar. 2014.
- [31] R. Martins, N. Lourenço, N. Horta, S. Zhong, J. Yin, P. I. Mak, and R. P. Martins, “Design of a 4.2-to-5.1 GHz ultralow-power complementary class-B/C hybrid-mode VCO in 65-nm CMOS fully supported by EDA tools,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 11, pp. 3965–3977, Nov. 2020.
- [32] F. Lohrabi Pour, S. K. Hong, and D. S. Ha, “A temperature-compensated Class-C oscillator with an adaptive automatic amplitude controller in 180 nm CMOS,” *IEEE Microwave Wireless Technol. Lett.*, vol. 33, no. 5, pp. 567–570, May 2023.
- [33] A. Parisi, F. Tesolin, M. Mercandelli, L. Bertulesi, and A. L. Lacaita, “Self-biasing dynamic startup circuit for current-biased Class-C oscillators,” *IEEE Microwave Wireless Compon. Lett.*, vol. 31, no. 9, pp. 1075–1078, Sep. 2021.
- [34] W. Deng, K. Okada, and A. Matsuzawa, “Class-C VCO with amplitude feedback loop for robust start-up and enhanced oscillation swing,” *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 429–440, Feb. 2013.
- [35] Z. Hu, E. Wagner, T.-C. Hsueh, and G. M. Rebeiz, “A 28-GHz low phase noise Class-C transformer VCO with 187-dBc/Hz FoM in 90-nm SiGe BiCMOS,” *IEEE Trans. Microwave Theory Techn.*, vol. 71, no. 10, pp. 1–11, Oct. 2023.
- [36] J. Lv, L. Du, and Y. Du, “A 31–46 GHz dual-core Class-C VCO using switchable transformers in 28-nm CMOS,” *IEEE Microwave Wireless Technol. Lett.*, vol. 33, no. 9, pp. 1–4, Sep. 2023.
- [37] N. R. Sivaraaj and K. K. Abdul Majeed, “A comparative study of ring VCO and LC-VCO: Design, performance analysis, and future trends,” *IEEE Access*, vol. 11, pp. 127987–128017, 2023.
- [38] Y. Peng, L. Zhou, Y. Yu, H. Liu, Y. Wu, C. Zhao, H. Tang, and K. Kang, “A harmonic-tuned VCO with an intrinsic-high-Q F23 inductor in 65 nm CMOS,” *IEEE Microwave Wireless Compon. Lett.*, vol. 30, no. 10, pp. 981–984, Oct. 2020.
- [39] X. Kong, K. Xu, M. Jian, and C. Guo, “A low-phase-noise transformer-feedback VCO with separated DM and CM resonance,” *IEEE Microwave Wireless Technol. Lett.*, vol. 33, no. 7, pp. 1–4, Jul. 2023.
- [40] S. Veni, P. Andreani, M. Caruso, M. Tiebout, and A. Bevilacqua, “Analysis and design of a 17-GHz all-npn push-pull Class-C VCO,” *IEEE J. Solid-State Circuits*, vol. 55, no. 9, pp. 2345–2355, Sep. 2020.
- [41] J.-H. Song, B.-S. Kim, and S. Nam, “An adaptively biased Class-C VCO with a self-turn-off auxiliary Class-B pair for fast and robust startup,” *IEEE Microwave Wireless Compon. Lett.*, vol. 26, no. 1, pp. 34–36, Jan. 2016.
- [42] H. S. Lee, T. H. Jang, J. H. Kim, and C. S. Park, “Low-phase-noise 20-GHz phase-locked loop using harmonic-tuned VCO assisting with g_m -boosting technique,” *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 31, no. 10, pp. 1629–1633, Oct. 2023.
- [43] H. S. Lee, D. M. Kang, S. J. Cho, C. W. Byeon, and C. S. Park, “Low-power, low-phase-noise G_m -boosted 10-GHz VCO with center-tap transformer and stacked transistor,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 10, pp. 1710–1714, Oct. 2020.
- [44] A. Franceschin, F. Quadrelli, F. Padovan, M. Bassi, A. Mazzanti, and A. Bevilacqua, “A 20-GHz Class-C VCO with 80-GHz fourth-harmonic output in 28-nm CMOS,” *IEEE Microwave Wireless Compon. Lett.*, vol. 31, no. 10, pp. 1154–1157, Oct. 2021.
- [45] C. Li, J. Guo, P. Qin, and Q. Xue, “A wideband mode-switching quad-core VCO using compact multi-mode magnetically coupled LC network,” *IEEE J. Solid-State Circuits*, vol. 58, no. 7, pp. 1–14, Jul. 2023.
- [46] J. Wan, Z. Fei, Z. Liu, Q. Qi, F. Han, X. Li, and Z. Chen, “A 20.65-to-40.55 GHz dual-core quad-mode VCO with mode-independent transformer-switching technique in 65nm CMOS,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 11, pp. 4073–4077, Nov. 2023.
- [47] C. C. Lim, H. Ramiah, J. Yin, N. Kumar, P.-I. Mak, and R. P. Martins, “A 5.1-to-7.3 mW, 2.4-to-5 GHz Class-C mode-switching single-ended-complementary VCO achieving >190 dBc/Hz FoM,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 2, pp. 237–241, Feb. 2019.
- [48] S. Oh, K.-S. Seo, and J. Oh, “Low phase noise concurrent dual-band (5/7 GHz) CMOS VCO using gate feedback on nonuniformly wound transformer,” *IEEE Microwave Wireless Compon. Lett.*, vol. 31, no. 2, pp. 177–180, Feb. 2021.
- [49] T. Xu, J. Chen, L. Du, C. Song, Q. J. Gu, and Z. Xu, “An inverted complementary cross-coupled VCO to reduce phase noise sensitivity to KVCO,” *IEEE Microwave Wireless Technol. Lett.*, vol. 33, no. 5, pp. 571–574, May 2023.
- [50] M. Babaie and R. B. Staszewski, “A Class-F CMOS oscillator,” *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3120–3133, Dec. 2013.
- [51] Y. Chen, P.-I. Mak, and R. P. Martins, “High-performance harmonic-rich single-core VCO with multi-LC tank: A tutorial,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 7, pp. 3115–3121, Jul. 2022.
- [52] H. Guo, Y. Chen, P.-I. Mak, and R. P. Martins, “A 0.083-mm² 25.2-to-29.5 GHz multi-LC-tank class-F234 VCO with a 189.6-dBc/Hz FOM,” *IEEE Solid-State Circuits Lett.*, vol. 1, no. 4, pp. 86–89, Apr. 2018.
- [53] Z. Lin, H. Jia, R. Ma, W. Deng, Z. Wang, and B. Chi, “A low-phase-noise VCO with common-mode resonance expansion and intrinsic differential 2nd-harmonic output based on a single three-coil transformer,” *IEEE J. Solid-State Circuits*, vol. 59, no. 1, pp. 1–15, Jan. 2023.
- [54] Q. Wu, W. Deng, Y. Sun, H. Jia, H. Liu, S. Zhang, Z. Wang, and B. Chi, “An enhanced Class-F dual-core VCO with common-mode-noise self-cancellation and isolation technique,” *IEEE J. Solid-State Circuits*, early access, Feb. 29, 2024, doi: 10.1109/jssc.2024.3367351.
- [55] A. Mazzanti and P. Andreani, “Class-C harmonic CMOS VCOs, with a general result on phase noise,” *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2716–2729, Dec. 2008.
- [56] K. Okada, Y. Nomiya, R. Murakami, and A. Matsuzawa, “A 0.114-mW dual-conduction class-C CMOS VCO with 0.2-V power supply,” in *Proc. Symp. VLSI Circuits*, Kyoto, Japan, Jun. 2009, pp. 228–229.



GWANG SUB KIM received the B.S. and M.S. degrees in electrical engineering from Chung-Ang University, Seoul, South Korea, in 2018 and 2020, respectively, where he is currently pursuing the Ph.D. degree with the Department of Electrical Engineering.

His primary research interests include RF/analog/mixed-signal integrated circuit design, with a focus on frequency synthesizers and power management ICs in 5G and 6G communication and frequency-modulated continuous wave (FMCW) radar applications.



KWANG-IL OH received the B.S. degree in physics and the M.S. degree in electrical and electronics engineering from Chung-Ang University, Seoul, Republic of Korea, in 2018 and 2020, respectively, where he is currently pursuing the Ph.D. degree with the School of Electrical Engineering.

His research interests include analog, RF, and mixed-mode circuit designs for mobile systems on a chip (SOCs) and radar on a chip (ROC).



DONGHYUN BAEK (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2007, he was with the System LSI Division, Samsung Electronics Company, Kiheung, South Korea, where he designed mobile broadcasting RF receivers, such as Digital Video Broadcasting–Handheld (DVB-H), Terrestrial Digital Multimedia Broadcasting (TDMB), and Integrated Services Digital Broadcasting–Terrestrial (ISDB-T), and led the CMOS power amplifier project for handsets. In 2007, he joined the School of Electrical Engineering, Chung-Ang University, Seoul, South Korea, where he is currently a Professor. His research interests include analog, RF, and mixed-mode circuit designs for mobile system-on-chip, radar-on-chip, and sensor-on-chip integrated circuits. He is a Life Member of the Institute of Electronics and Information Engineers (IEIE).

• • •