

Received 7 March 2024, accepted 28 March 2024, date of publication 2 April 2024, date of current version 12 April 2024. Digital Object Identifier 10.1109/ACCESS.2024.3384390

# **RESEARCH ARTICLE**

# Investigations on In<sub>0.12</sub>Al<sub>0.88</sub>N/AIN/Al<sub>x</sub>Ga<sub>1-x</sub>N/ In<sub>0.12</sub>Al<sub>0.88</sub>N MOS-HFETs With Symmetrically-Graded Wide-Gap Channel and Drain Field-Plate Design

# JIAN-HONG KE<sup>10</sup>, CHING-SUNG LEE<sup>10</sup>, HAN-YIN LIU<sup>10</sup>, (Member, IEEE), JUNG-HUI TSAI<sup>10</sup>, AND WEI-CHOU HSU<sup>1</sup>, (Member, IEEE)

<sup>1</sup>Academy of Innovative Semiconductor and Sustainable Manufacturing, National Cheng Kung University, Tainan 70101, Taiwan

<sup>2</sup>Department of Electronic Engineering, Feng Chia University, Taichung 40724, Taiwan

<sup>3</sup>Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung 804201, Taiwan

<sup>4</sup>Department of Electronic Engineering, National Kaohsiung Normal University, Kaohsiung 80201, Taiwan

Corresponding authors: Wei-Chou Hsu (wchsu@eembox.ee.ncku.edu.tw) and Ching-Sung Lee (cslee@fcu.edu.tw)

This work was supported by the Ministry of Science and Technology, R.O.C., under Contract MOST 108-2221-E035-038-MY3 and Contract MOST 111-2221-E-035-071-MY3.

**ABSTRACT** Novel In<sub>0.12</sub>Al<sub>0.88</sub>N/AlN/Al<sub>x</sub>Ga<sub>1-x</sub>N/In<sub>0.12</sub>Al<sub>0.88</sub>N metal-oxide-semiconductor heterostructure field-effect transistors (MOS-HFETs) grown on a SiC substrate with a drain field-plate (DFP) were investigated. A symmetrically-graded Al<sub>x</sub>Ga<sub>1-x</sub>N ( $x = 0.32 \rightarrow 0.1 \rightarrow 0.32$ ) wide-gap channel with an In<sub>0.12</sub>Al<sub>0.88</sub>N back-barrier was devised to enhance the carrier confinement, channel conductivity, and breakdown characteristics. The MOS-gate structure, employing high-k Al<sub>2</sub>O<sub>3</sub> gate dielectric and surface passivation deposited by the non-vacuum ultrasonic spray pyrolysis deposition (USPD) technique, has resulted in enhanced gate modulation and decreased gate leakage current. A control MOS-HFET (sample A) with an equivalent Al<sub>0.21</sub>Ga<sub>0.79</sub>N channel and DFP was fabricated in comparison with the present design without/with DFP (samples B1/B2). The present sample B2 (A) has demonstrated a superior maximum drain-source current density ( $I_{DS,max}$ ) of 937.4 (838.8) mA/mm, maximum extrinsic transconductance ( $g_{m,max}$ ) of 89.6 (80.6) mS/mm, on/off-current ratio ( $I_{on}/I_{off}$ ) of 1.8 × 10<sup>8</sup> (1.3 × 10<sup>8</sup>), two-terminal off-state gate-drain breakdown voltage ( $BV_{GD}$ ) of -530 (-490) V, three-terminal on-state drain-source breakdown voltage ( $BV_{DS}$ ) of 520 (465) V at 300 K, and the corresponding Baliga's figure-of-merit (BFOM) of 79.5 (39.3) MW/cm<sup>2</sup>. The present design is promising for high-voltage power-switching circuit applications.

**INDEX TERMS** Symmetrically-graded channel, wide-gap AlGaN channel, InAlN back-barrier, MOS-HFET, Al<sub>2</sub>O<sub>3</sub>, ultrasonic spray pyrolysis deposition, drain field-plate.

### **I. INTRODUCTION**

GaN-based heterostructure field-effect transistors (HFETs) have been extensively studied for radio frequency (RF) power amplifier (PA), low noise amplifier (LNA), and high frequency switching applications [1], [2], [3], [4], [5], [6], [7] due to the advantageous properties of high electron mobility, high threshold electric field, and wide bandgap of

The associate editor coordinating the review of this manuscript and approving it for publication was Francesco G. Della Corte<sup>(D)</sup>.

GaN. Recently, with the growing demands for high-voltage operation in vehicle electronics [8] and renewable energy [9], AlGaN with higher Johnson's figure-of-merit (JFOM) [10] and Baliga's figure-of-merit (BFOM) [11] has been used as the channel recipe for metal-oxide-semiconductor HFETs (MOS-HFETs) [12], [13], [14], [15], [16]. As compared to GaN channel devices, the wide-gap AlGaN channel devices have demonstrated improved high-voltage power switching performance. Various AlGaN-channel MOS-HFETs have been studied in our previous works, including:

(1) increased carrier density with intentionally doped AlGaN channel [12], [13], [14], (2) reduced contact resistance with optimum recess depth within source/drain regions [12], (3) enhanced carrier confinement by using step-graded channel design [13], (4) improved surface properties by using an in-situ SiN passivation layer [13], (5) reduced gate leakage current and suppressed surface scattering effect with oxide passivation [12], [13], [14], [15], [16], and (6) improved carrier transport and enhanced spontaneous polarization by devising lattice-matched InAlGaN barrier/buffer layers [16]. This work presents, for the first time, In<sub>0.12</sub>Al<sub>0.88</sub>N/AlN/Al<sub>x</sub>Ga<sub>1-x</sub>N/In<sub>0.12</sub>Al<sub>0.88</sub>N MOS-HFETs with integrated designs of a symmetrically-graded wide-gap  $Al_xGa_{1-x}N \ (x = 0.32 \rightarrow 0.1 \rightarrow 0.32)$  channel to improve the channel conductivity, an in-situ Si-doped n-GaN capper  $(Si = 3 \times 10^{18} \text{ cm}^{-3})$  to effectively reduce the contact resistance, an In<sub>0.12</sub>Al<sub>0.88</sub>N back-barrier to suppress the substrate leakage, an MOS-gate structure [17], [18] to reduce gate leakage current and improve gate modulation capability, and a drain field-plate (DFP) structure [19], [20], [21] to improve the breakdown voltage. A reference MOS-HFET with an equivalent Al<sub>0.21</sub>Ga<sub>0.79</sub>N channel compound was fabricated in comparison.

## **II. MATERIAL GROWTH AND DEVICE FABRICATION**

Figs. 1(a)-(c) show the device schematic structures of (a) the control In<sub>0.12</sub>Al<sub>0.88</sub>N/AlN/Al<sub>0.21</sub>Ga<sub>0.79</sub>N/In<sub>0.12</sub>Al<sub>0.88</sub>N MOS-HFET with DFP structure (sample A) and (b)/(c) the present In<sub>0.12</sub>Al<sub>0.88</sub>N/AlN/Al<sub>x</sub>Ga<sub>1-x</sub>N (x =  $0.32 \rightarrow 0.1 \rightarrow$ 0.32)/ In<sub>0.12</sub>Al<sub>0.88</sub>N MOS-HFET without/with DFP structure (samples B1/B2), respectively. The epitaxial structures were grown on a SiC substrate by using a low-pressure metal-organic chemical vapor deposition (LP-MOCVD) system. Samples B1 and B2 have the same epitaxial layer structures, as shown in Figs 1(b)-1(c). Upon the SiC substrate, the layer structure includes a C-doped high resistivity (HR) GaN buffer, an intrinsic 10-nm In<sub>0.12</sub>Al<sub>0.88</sub>N backbarrier, an intrinsic 20-nm symmetrically-graded Al<sub>x</sub>Ga<sub>1-x</sub>N  $(x = 0.32 \rightarrow 0.1 \rightarrow 0.32)$  channel, an intrinsic 1-nm AlN interlayer, an intrinsic 10-nm In<sub>0.12</sub>Al<sub>0.88</sub>N barrier, and a 2-nm Si-doped ( $\sim 3 \times 10^{18}$  cm<sup>-3</sup>) GaN capper. As shown in Fig. 1(a), the control sample A has the same layer structures as samples B1/B2, except for replacing the Al<sub>x</sub>Ga<sub>1-x</sub>N channel with a 20-nm Al<sub>0.21</sub>Ga<sub>0.79</sub>N channel. The Al-ratio of 0.21 was equivalent to the average Al-ratio of the symmetrically-graded Al<sub>x</sub>Ga<sub>1-x</sub>N (x =  $0.32 \rightarrow 0.1 \rightarrow 0.32$ ) channel. All samples were fabricated at the same time by using conventional photolithography and lift-off processing [22]. For the device fabrication of sample B2, mesa etching was first performed to provide device isolation by using an inductively coupled-plasma reactive ion etcher (ICP-RIE). The etching gas was BCl<sub>3</sub> at a flow rate of 40 sccm with the ICP/RF power settings of 110/110 W, respectively. The chamber pressure was maintained at 1 Pa. After photolithography, the 2-nm n-GaN capper between the source and drain regions was etched away to prevent parallel conduction.



FIGURE 1. Device schematic structures of (a) the control MOS-HFET (sample A) and (b)-(c) the present symmetrically-graded channel MOS-HFET design without/with DFP (samples B1/B2).



FIGURE 2. The SIMS profiles of the epitaxial structures for samples (a) A and (b) B2.



FIGURE 3. The SEM photo of the DFP structure of sample B2.

The mixed etching gases were BCl3/Cl2 at flow rates of 10/5 sccm with the ICP/RF power settings of 110/12 W. Metal stacks of Ti (20 nm)/Al (100 nm)/Ni (20 nm)/Au (80 nm) were evaporated as the source/drain electrodes. The sample was subsequently annealed for 30 seconds at 900°C to form the ohmic contacts by using an ULVAC MILA-5000 rapid thermal annealing system (RTA). Then, a 35-nm thick Al<sub>2</sub>O<sub>3</sub> layer was deposited by using the ultrasonic spray pyrolysis deposition (USPD) technique to serve as both surface passivation and gate dielectric at the same time. Finally, Ni (100 nm)/Au (75 nm) metal stacks were evaporated after photolithography to simultaneously form both the gate and DFP structures, as shown in Fig. 1(c). The same device fabrication procedures were applied to samples A and B1, except that sample B1 was fabricated without DFP. As shown in Figs. 1(a)-(c), all samples has the same gate length (L<sub>G</sub>) of 2  $\mu$ m and gate-to-source spacing (L<sub>GS</sub>) of 2  $\mu$ m. The DFP length ( $L_{DFP}$ ) of samples A and B2 was 2  $\mu$ m with gate-to-drain spacing (L<sub>GD</sub>) of 8  $\mu$ m, whereas the L<sub>GD</sub> was 10  $\mu$ m for sample B1 without DFP. Figs. 2(a)-(b) illustrate the secondary ion-mass spectrometry (SIMS) profiles for the epitaxial structure of samples A and B2 without device fabrication. It is noted that the corresponding reduction of Al-intensity was not observed with the increased Ga-profile within the  $Al_xGa_{1-x}N$  graded channel in sample B2. It was mainly due to the matrix effect [23]. The primary ion source for characterizing the Al-profile was Cs<sup>+</sup> 5 keV. The Cs<sup>+</sup> ion intensity normalized by sputter rates would increase with decreasing AlN mole fraction x in  $Al_xGa_{1-x}N$ . The characterized SIMS profiles have verified the heterostructural designs of the studied samples. Fig. 3 shows the scanning electron microscopy (SEM) photo of the DFP structure for sample B2. The L<sub>DFP</sub> length was also verified to be 2  $\mu$ m as devised.

## **III. EXPERIMENTAL RESULTS AND DISCUSSION**

The epitaxial structures for both samples B1 and B2 are the same. Hall measurement was performed on samples A and B2 at room temperature under a magnetic field of 5000 G. The electron mobility  $(\mu_n)$  and two-dimensional electron gas (2DEG) concentrations  $(n_{2DEG})$  were determined to be 478 (282) cm<sup>2</sup>/V-sec and 2.7 (3.5)  $\times$  10<sup>13</sup> cm<sup>-2</sup> for sample B2 (A). Similar  $n_{2DEG}$  concentrations were obtained since both devices had the same averaged Al-composition in the AlGaN channel. Fig. 4 shows the calculated band diagrams for samples A and B1/B2 by using SILVACO simulation tool. According to the Fermi level  $(E_F)$  position, the electrons were effectively confined within the devised channel structure for all three samples. Besides, the channel electrons of sample B2 was confined near the central region (x = 0.1) of the devised graded-channel. Since lower Al ratio of Al<sub>x</sub>Ga<sub>1-x</sub>N has exhibited higher  $\mu_n$ , the measured  $\mu_n$  in sample B2 was higher than sample A. Consequently, higher  $\mu_n$ - $n_{2DEG}$  product of  $1.29 \times 10^{16} \, (V-sec)^{-1}$  in sample B2 was obtained than  $0.99 \times 10^{16} (V-sec)^{-1}$  in sample Å. The improved channel conductivity is beneficial to enhance current densities and



FIGURE 4. The calculated band diagrams for samples A and B1/B2 by using SILVACO.



FIGURE 5. The measured C-V characteristics for Schottky-diode and MOS-diode at 1 MHz.



FIGURE 6. Low-frequency 1/f noise spectra of sample B2 at 300 K.



FIGURE 7. TLM characterization for the source/drain ohmic contact before/after annealing.

reduce contact resistance for sample B2. Fig. 5 shows the measured C-V characteristics at 1 MHz for the fabricated Schottky-diode and MOS-diode by using the same epitaxial



**FIGURE 8.** Common-source  $I_{DS}-V_{DS}$  characteristics (left) and the transfer  $I_{DS}/g_m-V_{GS}$  characteristics (right) at  $V_{DS} = 20$  V of samples (a) A, (b) B1, and (c) B2 at 300 K, respectively.

structure of sample B2. The diode area (A) was 11781  $\mu$ m<sup>2</sup>, and the oxide thickness (d<sub>ox</sub>) of the USPD-grown Al<sub>2</sub>O<sub>3</sub> was 35 nm. The MOS-diode capacitance (C<sub>MOS</sub>) is equivalent to the series connection of the depletion capacitance (C<sub>dep</sub>) and the oxide capacitance (C<sub>ox</sub>), as shown below.

$$\frac{1}{C_{MOS}} = \frac{1}{C_{ox}} + \frac{1}{C_{dep}} \tag{1}$$

 $C_{MOS}$  and  $C_{dep}$  measured from the MOS-diode and Schottkydiode, respectively, were 20.3 pF and 71.8 pF.  $C_{ox}$  was calculated to be 28.3 pF. The dielectric constant (k) of the Al<sub>2</sub>O<sub>3</sub> was characterized to be 9.5.

Fig. 6 shows the 1/f noise spectra of sample B2 measured by using an Agilent 35670A amplifier and a BTA 9812B spectrum analyzer within the frequency range of 100 Hz  $\sim$ 10 kHz. The device was biased in the linear region with  $V_{GS} = -5$  V and  $V_{DS} = 0.5$  V. The Hooge coefficients  $(\alpha_H)$  at f = 100 Hz was extracted [24] to be  $3.2 \times 10^{-6}$  with the corresponding noise density of  $3.9 \times 10^{-17}$  Hz<sup>-1</sup>. The present sample B2 has shown lower  $\alpha_H$  than other works [25], [26], indicating that the reduced surface electron trapping and improved interfacial quality was obtained by the surface passivation of the USPDgrown Al<sub>2</sub>O<sub>3</sub>. The crystalline quality of the USPD-grown Al<sub>2</sub>O<sub>3</sub> and the trapping-related gate leakage mechanisms of the fabricated MOS-gate have been studied in our previous work [27]. In addition, the transfer length method (TLM) [28] was performed for sample B2, as shown in Fig. 7,



**FIGURE 9.**  $BV_{GD}$  (left) and  $BV_{DS}$  (right) characteristics of samples (a) A, (b) B1, and (c) B2 biased at  $V_{GS} = -15$  V and 300 K, respectively.

to characterize the source/drain ohmic contact property before/after annealing. The pad spacing was 5  $\mu$ m and the measured separation was varied from 5  $\mu$ m to 25  $\mu$ m. The contact resistance ( $R_C$ ) and the corresponding specific contact resistivity ( $\rho_c$ ) before/after annealing were determined to be 11.5/5.1  $\Omega$ -mm and 4.3  $\times$  10<sup>-5</sup>/1.3  $\times$ 10<sup>-5</sup>  $\Omega$ -cm<sup>2</sup>, respectively.  $R_C$  was effectively reduced after annealing. Lower  $R_C$  than other works [12], [15] was due to the devised n-GaN capper and performing RTA. It is advantageous to reduce the on-resistance ( $R_{on}$ ) for power-switching applications.

Figs. 8(a)-(c) show the common-source current-voltage  $(I_{DS}-V_{DS})$  characteristics and the corresponding transfer characteristics  $(I_{DS}/g_m-V_{GS})$  for samples A, B1, and B2 at 300 K, respectively. The devices were measured by using a KEITHLEY 4200 analyzer with the  $V_{GS}$  biased from -14 V to 6 V at 2 V/step. Good pinch-off property was observed for all three devices. It was attributed to (1) the reduced gate leakage current by using the MOS-gate design with surface passivation and (2) the suppressed substrate leakage current by the devised wide-gap In<sub>0.12</sub>Al<sub>0.88</sub>N backbarrier. The maximum  $I_{DS}$  density  $(I_{DS,max})$  at  $V_{DS} = 20$  V and the maximum extrinsic transconductance  $(g_{m,max})$  for samples B1/B2 (A) were found to be 992.6/937.4 (838.8) mA/mm and 90.8/89.6 (80.6) mS/mm, respectively. The corresponding  $R_{on}$  characterized at  $V_{DS} = 1$  V and the specific on-resistance  $(R_{on,sp})$  were to be 11.1/13.8 (19.4)  $\Omega$ -mm and 3.2 / 3.4 (5.5) m $\Omega$ /cm<sup>2</sup>. Enhanced I<sub>DS.max</sub> characteristics

and reduced  $R_{on}$  in samples B1/B2 were contributed by the improved channel conductivity and carrier confinement capability by the symmetrically-graded  $Al_xGa_{1-x}N$  design. These are consistent with the Hall measurement and TLM results. Higher  $I_{DS}$  densities have also resulted in better  $g_{m,max}$ . The present samples B1/B2 have shown superior  $g_{m,max}$  to other widegap-channel devices with  $g_{m,max} = 80.5 \text{ mS/mm}$  [29] and  $g_{m,max} = 11.8$  mS/mm [30]. Besides, the threshold voltage  $(V_{th})$  was determined by the extrapolated intercept of the  $(I_{DS})^{1/2}$  curve to the  $V_{GS}$ -axis. The  $V_{th}$  values were extracted to be 10.9 V and of -11.1 (-11.0) V for samples A and B2 (B1). As discussed before, the Hall data showed that the studied devices had the comparable 2DEG concentrations, since the equivalent Al-ratio of the AlGaN channel was devised to be the same of 0.21. Similar Vth values were observed in studied samples. Besides, the gate-voltage swing (GVS) and on/off-current ratios  $(I_{on}/I_{off})$  for samples B1/B2 (A) were characterized to be 4.8/4.9 (4.3) V and  $1.8 \times 10^8 / 1.8 \times 10^8 (1.3 \times 10^8)$ , respectively. GVS was defined as the available  $V_{GS}$  range where the  $g_m$  values were within 90% of  $g_{m,max}$ . Good gate insulation, gate modulation capability, and effective surface passivation were obtained by the MOS-gate design by using the USPDgrown high-k and wide-gap Al<sub>2</sub>O<sub>3</sub>. The leakage current was further reduced by the wide-gap In<sub>0.12</sub>Al<sub>0.88</sub>N backbarrier. The present samples B1/B2 have exhibited improved GVS linearity and  $I_{on}/I_{off}$  ratio with respect to sample A due to the increased  $I_{DS}$  densities and reduced leakage current.

Figs. 9(a)-(c) show the measured two-terminal off-state gate-drain breakdown voltage  $(BV_{GD})$  and three-terminal on-state drain-source breakdown voltage (BVDS) characteristics at 300 K for samples A, B1, and B2, respectively.  $BV_{GD}$  was characterized with the floated source terminal, whereas  $BV_{DS}$  was measured at  $V_{GS} = -15$  V with the depleted channel for all devices. The  $BV_{GD}$  ( $BV_{DS}$ ) was determined to be the  $V_{GD}$  ( $V_{DS}$ ) bias where the  $I_{GD}$  ( $I_{DS}$ ) magnitude was equal to 1 mA/mm. BVGD and BVDS for samples B1/B2 (A) were found to be -490/-530 (-490) V and 470/520 (465) V, respectively. All devices have shown good breakdown characteristics. It was mainly attributed to (1) reduced thermionic emission phenomenon by the wide-gap  $Al_2O_3$  of the MOS-gate, (2) reduced surface leakage by the USPD-grown Al<sub>2</sub>O<sub>3</sub> passivation, (3) increased threshold electric field by the wide-gap AlGaN channel, and (4) reduced buffer leakage current by the wide-gap In<sub>0.12</sub>Al<sub>0.88</sub>N back-barrier. Besides, sample B2 has demonstrated about 11 (12) % improvement in  $BV_{DS}$  as compared to sample B1 (A). It was mainly contributed by the DFP design, since the electric field distribution within the gate-drain region was effectively alleviated. Besides, higher Al-ratio of the symmetrically-graded Al<sub>x</sub>Ga<sub>1-x</sub>N channel near the channel/barrier interface has resulted in higher threshold electric field, which was further advantageous to the  $BV_{DS}$ performance.

#### TABLE 1. Device characteristics of the studied samples.

Sample	А	B1	B2
I <sub>DS, max</sub> (mA/mm)	838.8	992.6	937.4
$g_{m,max}$ (mS/mm)	80.6	90.8	89.6
$V_{th}$ (V)	-10.9	-11.0	-11.1
$GVS\left(\mathrm{V}\right)$	4.3	4.8	4.9
$I_{on}/I_{off}$	$1.3  imes 10^8$	$1.8  imes 10^8$	$1.8  imes 10^8$
$R_{on}$ ( $\Omega$ -mm)	19.4	11.1	13.8
$R_{on, sp} (\mathrm{m}\Omega/\mathrm{cm}^2)$	5.5	3.2	3.4
$BV_{GD}\left(\mathrm{V} ight)$	-490	-490	-530
$BV_{DS}\left(\mathrm{V} ight)$	465	470	520
BFOM (MW/cm <sup>2</sup> )	39.3	69.0	79.5

The BFOM, defined as  $BV_{DS}^2/R_{on,sp}$ , is an important criterion for power-switching applications. The present sample B2 has demonstrated superior BFOM of 79.5 MW/cm<sup>2</sup> as compared to 39.3 (69.0) MW/cm<sup>2</sup> of sample A (B1). Significant improvement of 102 (15) % has been achieved. The achieved BFOM performance is also superior to other AlGaN-channel devices, including 27.8 MW/cm<sup>2</sup> [30], 45.9 MW/cm<sup>2</sup> [31], 49.0 MW/cm<sup>2</sup> [32], and 74.2 MW/cm<sup>2</sup> [33]. Table 1 has summarized the device characteristics of the studied samples.

### **IV. CONCLUSION**

In<sub>0.12</sub>Al<sub>0.88</sub>N/AlN/Al<sub>x</sub>Ga<sub>1-x</sub>N/In<sub>0.12</sub>Al<sub>0.88</sub>N MOS-HFETs on a SiC substrate with symmetrically-graded wide-gap Al<sub>x</sub>Ga<sub>1-x</sub>N (x = 0.32  $\rightarrow$  0.1  $\rightarrow$  0.32) channel, wide-gap In<sub>0.12</sub>Al<sub>0.88</sub>N back-barrier, and DFP were reported for the first time. Low  $R_{on}$  was obtained owing to reduced contact resistance by using the n-GaN capper. Decreased gate leakage, enhanced gate modulation capability, and good surface passivation were obtained by the MOS-gate design by using the USPD technique. Enhanced  $I_{DS}$  densities with high  $BV_{GD}/BV_{DS}$  performance were also achieved. Consequently, the present sample MOS-HFET with DFP has demonstrated improved  $I_{DS,max}$  of 937.4 mA/mm,  $g_{m,max}$  of 89.6 mS/mm,  $I_{on}/I_{off}$  of 1.8  $\times$  10<sup>8</sup>,  $BV_{GD}$  of -530 V,  $BV_{DS}$  of 520 V, and BFOM of 79.5 MW/cm<sup>2</sup>. It is promisingly useful for highvoltage power-switching applications.

#### REFERENCES

- G. Iannaccone, C. Sbrana, I. Morelli, and S. Strangio, "Power electronics based on wide-bandgap semiconductors: Opportunities and challenges," *IEEE Access*, vol. 9, pp. 139446–139456, 2021.
- [2] S. A. Q. Mohammed and J.-W. Jung, "A state-of-the-art review on softswitching techniques for DC–DC, DC–AC, AC–DC, and AC–AC power converters," *IEEE Trans. Ind. Informat.*, vol. 17, no. 10, pp. 6569–6582, Oct. 2021.

- [3] K. Hoo Teo, Y. Zhang, N. Chowdhury, S. Rakheja, R. Ma, Q. Xie, E. Yagyu, K. Yamanaka, K. Li, and T. Palacios, "Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects," *J. Appl. Phys.*, vol. 130, no. 16, Oct. 2021, Art. no. 160902.
- [4] Y. Zhang, A. Zubair, Z. Liu, M. Xiao, J. Perozek, Y. Ma, and T. Palacios, "GaN FinFETs and trigate devices for power and RF applications: Review and perspective," *Semicond. Sci. Technol.*, vol. 36, no. 5, Mar. 2021, Art. no. 054001.
- [5] J. Ajayan, D. Nirmal, P. Mohankumar, B. Mounika, S. Bhattacharya, S. Tayal, and A. S. A. Fletcher, "Challenges in material processing and reliability issues in AlGaN/GaN HEMTs on silicon wafers for future RF power electronics & switching applications: A critical review," *Mater. Sci. Semicond. Process.*, vol. 151, Nov. 2022, Art. no. 106982.
- [6] N. C. Miller, A. A. Purdue, E. Arkun, D. Brown, J. F. Buckwalter, R. L. Coffie, A. Corrion, D. J. Denninghoff, M. Elliott, D. Fanning, and R. Gilbert, "A survey of GaN HEMT technologies for millimeter-wave low noise applications," *IEEE J. Microw.*, vol. 3, no. 4, pp. 1134–1146, Oct. 2023.
- [7] B. Mounika, J. Ajayan, and S. Bhattacharya, "2.5 A/mm/350 GHz aggressively scaled gate engineered fe-doped AlN/GaN channel HEMT with graded InGaN backbarrier on SiC-wafer for next generation RF power electronics applications," *Mater. Sci. Eng.*, *B*, vol. 301, Mar. 2024, Art. no. 117194.
- [8] H. V. Nguyen, D.-C. Lee, and F. Blaabjerg, "A novel SiC-based multifunctional onboard battery charger for plug-in electric vehicles," *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5635–5646, May 2021.
- [9] M. Abbasi, R. Emamalipour, M. A. M. Cheema, and J. Lam, "A new fully magnetically coupled SiC-based DC/DC step-up LLC resonant converter with inherent balanced voltage sharing for renewable energy systems with a medium voltage DC grid," in *Proc. IEEE Energy Convers. Congr. Expo.* (ECCE), Sep. 2019, pp. 5542–5547.
- [10] E. O. Johnson, "Physical limitations on frequency and power parameters of transistors," *RCA Rev.*, vol. 26, pp. 163–177, Jun. 1965.
- [11] B. J. Baliga, "Semiconductors for high-voltage, vertical channel fieldeffect transistors," J. Appl. Phys., vol. 53, no. 3, pp. 1759–1764, Mar. 1982.
- [12] C.-S. Lee, Y.-T. Shen, W.-C. Hsu, Y.-P. Huang, and C.-Y. You, "Al<sub>0.75</sub>Ga<sub>0.25</sub>N/AlxGa<sub>1-x</sub>N/Al<sub>0.75</sub>Ga<sub>0.25</sub>N/AlN/SiC metaloxide-semiconductor heterostructure field-effect transistors with symmetrically-graded widegap channel," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 9–14, 2020.
- [13] C.-S. Lee, Y.-J. Lin, W.-C. Hsu, Y.-P. Huang, and C.-Y. You, "Improved electrical and deep-UV sensing characteristics of Al<sub>2</sub>O<sub>3</sub>-dielectric AlGaN/AlN/SiC MOS-HFETs," *ECS J. Solid State Sci. Technol.*, vol. 9, no. 10, Oct. 2020, Art. no. 105002.
- [14] C.-S. Lee, K.-T. Lee, W.-C. Hsu, H.-Y. Liu, W.-L. Yang, and C.-H. Ko, "Investigations on Al<sub>2</sub>O<sub>3</sub>-dielectric wide-gap Al<sub>0.3</sub>Ga<sub>0.7</sub>N channel MOS-HFETs with composite Al<sub>2</sub>O<sub>3</sub>/in situ SiN passivation," *ECS J. Solid State Sci. Technol.*, vol. 11, no. 8, Aug. 2022, Art. no. 085002.
- [15] C.-S. Lee, C.-L. Li, W.-C. Hsu, C.-Y. You, and H.-Y. Liu, "Enhancementmode characteristics of Al<sub>0.65</sub>Ga<sub>0.35</sub>N/Al<sub>0.3</sub>Ga<sub>0.7</sub>N/AlN/SiC MOS-HFETs," *IEEE J. Electron Devices Soc.*, vol. 9, pp. 1003–1008, 2021.
- [16] C.-S. Lee, C.-T. Cheng, J.-H. Ke, and W.-C. Hsu, "Investigations on wide-gap Al<sub>0.21</sub>Ga<sub>0.79</sub>N channel MOS-HFETs with In<sub>0.12</sub>Al<sub>0.76</sub>Ga<sub>0.12</sub>N barrier/buffer and drain field-plate," *IEEE J. Electron Devices Soc.*, vol. 11, pp. 256–261, 2023.
- [17] B.-Y. Chou, H.-Y. Liu, W.-C. Hsu, C.-S. Lee, Y.-S. Wu, W.-C. Sun, S.-Y. Wei, and S.-M. Yu, "Al<sub>2</sub>O<sub>3</sub>-passivated AlGaN/GaN HEMTs by using nonvacuum ultrasonic spray pyrolysis deposition technique," *IEEE Electron Device Lett.*, vol. 35, no. 9, pp. 903–905, Sep. 2014.
- [18] C.-S. Lee, W.-C. Hsu, H.-Y. Liu, and Y.-C. Chen, "Al<sub>2</sub>O<sub>3</sub>-dielectric In<sub>0.18</sub>Al<sub>0.82</sub>N/AlN/GaN/Si metal-oxide-semiconductor heterostructure field-effect transistors with backside substrate metal-trench structure," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 68–73, 2018.
- [19] A. Soni and M. Shrivastava, "Novel drain-connected field plate GaN HEMT designs for improved VBD–RON tradeoff and RF PA performance," *IEEE Trans. Electron Devices*, vol. 67, no. 4, pp. 1718–1725, Apr. 2020.

- [20] X. Xia, Z. Guo, and H. Sun, "Study of normally-off AlGaN/GaN HEMT with microfield plate for improvement of breakdown voltage," *Micromachines*, vol. 12, no. 11, p. 1318, Oct. 2021.
- [21] A. Soni and M. Shrivastava, "Implications of various charge sources in AlGaN/GaN epi-stack on the drain & gate connected field plate design in HEMTs," *IEEE Access*, vol. 10, pp. 74533–74541, 2022.
- [22] C. H. Ke, "Investigations on Al<sub>x</sub>Ga<sub>1-x</sub>N/AlN/SiC heterostructure fieldeffect transistors with V-shaped wide-gap channel design," M.S. thesis, Dept. Electron. Eng., Feng Chia Univ., Taichung City, Taiwan, Aug. 2022.
- [23] C. J. Gu, F. A. Stevie, C. J. Hitzman, Y. N. Saripalli, M. Johnson, and D. P. Griffis, "SIMS quantification of matrix and impurity species in Al<sub>x</sub>Ga<sub>1-x</sub>N," *Appl. Surf. Sci.*, vol. 252, no. 19, pp. 7228–7231, Jul. 2006.
- [24] F. N. Hooge, T. G. M. Kleinpenning, and L. K. J. Vandamme, "Experimental studies on 1/f noise," *Rep. Prog. Phys.*, vol. 44, no. 5, pp. 479–532, 1981.
- [25] H.-Y. Lee, D.-S. Liu, J.-I. Chyi, E. Y. Chang, and C.-T. Lee, "Latticematched AlInN/GaN/AlGaN/GaN heterostructured-double-channel metal-oxide-semiconductor high-electron mobility transistors with multiple-mesa-fin-channel array," *Materials*, vol. 14, no. 19, p. 5474, Sep. 2021.
- [26] H.-Y. Lee, Y.-H. Ju, J.-I. Chyi, and C.-T. Lee, "Performance comparison of lattice-matched AlInN/GaN/AlGaN/GaN double-channel metal–oxide– semiconductor high-electron mobility transistors with planar channel and multiple-mesa-fin-channel array," *Materials*, vol. 15, no. 1, p. 42, Dec. 2021.
- [27] H.-Y. Liu, C.-W. Lin, C.-S. Lee, and W.-C. Hsu, "Threshold voltage engineering of enhancement-mode AlGaN/GaN metal-oxide-semiconductor high electron mobility transistors with different doping concentration of in situ Cl<sup>-</sup> doped Al<sub>2</sub>O<sub>3</sub>," *ECS J. Solid State Sci. Technol.*, vol. 10, no. 7, Jul. 2021, Art. no. 075005.
- [28] D. K. Schroder, Semiconductor Materials and Device Characterization. Hoboken, NJ, USA: Wiley, 2003.
- [29] Y. Zhang, Y. Li, J. Wang, Y. Shen, L. Du, Y. Li, Z. Wang, S. Xu, J. Zhang, and Y. Hao, "High-performance AlGaN double channel HEMTs with improved drain current density and high breakdown voltage," *Nanosc. Res. Lett.*, vol. 15, no. 1, pp. 1–7, Dec. 2020.
- [30] P. S. Sreelekshmi and J. Jacob, "Field plated, gate work function engineered AlGaN channel HEMTs with improved DC, RF and power performance," *Micro Nanostruct.*, vol. 168, Aug. 2022, Art. no. 207330.
- [31] L. Li and A. Wakejima, "Polarization-engineered quaternary barrier InAlGaN/AlGaN heterostructure field-effect transistors toward robust high-frequency power performance in AlGaN channel electronics," *IEEE Trans. Electron Devices*, vol. 68, no. 11, pp. 5535–5540, Nov. 2021.
- [32] A. Revathy, C. S. Boopathi, O. I. Khalaf, and C. A. T. Romero, "Investigation of AlGaN channel HEMTs on β-Ga<sub>2</sub>O<sub>3</sub> substrate for high-power electronics," *Electronics*, vol. 11, no. 2, p. 225, Jan. 2022.
- [33] I. Abid, R. Kabouche, F. Medjdoub, S. Besendörfer, E. Meissner, J. Derluyn, S. Degroote, M. Germain, and H. Miyake, "Remarkable breakdown voltage on AlN/AlGaN/AlN double heterostructure," in *Proc.* 32nd Int. Symp. Power Semiconductor Devices ICs (ISPSD), Sep. 2020, pp. 310–312.



**JIAN-HONG KE** received the B.S. and M.S. degrees from the Department of Electrical Engineering, Feng Chia University (FCU), Taichung, Taiwan, in 2021, where he is currently pursuing the Ph.D. degree with the Academy of Innovative Semiconductor and Sustainable Manufacturing, National Cheng Kung University, Tainan, Taiwan. His current research interests include GaN devices and power-switching applications technology.

# IEEE Access



**CHING-SUNG LEE** received the B.S. degree from the Department of Electrical Engineering, National Cheng Kung University (NCKU), Tainan, Taiwan, the M.S. degree from the University of Florida, Gainesville, FL, USA, and the Ph.D. degree from NCKU. He was the Department Chair of the Department of Electronic Engineering, Feng Chia University, Taichung, Taiwan, from 2013 to 2016, where he has been a Distinguished Professor, since 2019.



**JUNG-HUI TSAI** was born in Chiayi, Taiwan, in 1966. He received the Ph.D. degree in electrical engineering from National Cheng Kung University, Tainan, Taiwan, in 1997. He was a Full Professor with the Department of Electronic Engineering, National Kaohsiung Normal University, Kaohsiung, Taiwan. His current research interests include high-speed semiconductor devices, such as heterostructure field-effect transistors, heterojunction bipolar transistors, and sensor devices.



**HAN-YIN LIU** (Member, IEEE) received the B.S. degree in electrical engineering and the M.S. and Ph.D. degrees from the Institute of Microelectronics, National Cheng Kung University, Tainan, Taiwan, in 2010, 2011, and 2014, respectively. He is currently an Associate Professor with the Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan.



**WEI-CHOU HSU** (Member, IEEE) was born in Taichung, Taiwan, in 1957. He received the B.S., M.S., and Ph.D. degrees from National Cheng Kung University (NCKU), Tainan, Taiwan, all in electrical engineering. He has been the Chair of the Advanced Optoelectronic Technology Center, since 2008, and the Dean of the College of Electrical Engineering and Computer Science, from 2015 to 2021. He has been the Associate Dean of the Academy of Innovative

Semiconductor and Sustainable Manufacturing, NCKU, since 2022.

...