

RESEARCH ARTICLE

60 W Class-E/ F_3 Switching Power Amplifier With an Improved Second Harmonic Distortion of -49 dBc

SOONCHEOL BAE¹, HANSIK OH², (Member, IEEE), WOJIN CHOI^{1,3}, JAEKYUNG SHIN^{1,3}, YIFEI CHEN¹, HYEONGJIN JEON^{1,3}, YOUNG CHAN CHOI¹, SUNWOO NAM⁴, SOOHYUN BIN¹, YOONJUNG LEE¹, KANG-YOON LEE¹, (Senior Member, IEEE), KEUM CHEOL HWANG¹, (Senior Member, IEEE), AND YOUNGGOO YANG^{1,3}, (Senior Member, IEEE)

¹Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon 16419, South Korea

²Samsung Electronics Company Ltd., Suwon 16677, South Korea

³Para-PA Inc., Suwon 16419, South Korea

⁴Department of Semiconductor Display Engineering, Sungkyunkwan University, Suwon 16419, South Korea

Corresponding author: Younggoo Yang (yang09@skku.edu)

This work was supported by the Institute of Information and Communications Technology Planning and Evaluation (IITP) Grant funded by Korean Government (MSIT), Ku-Band RF Front-End-Module (RF-FEM) Development, under Grant 2022-0-00938.

ABSTRACT This paper presents a Class-E/ F_3 switching power amplifier (SPA) with reduced second harmonic leakage using parallel resonant circuit in series for the second harmonics. The proposed Class-E/ F_3 SPA has a structure utilizing a series resonant circuit in shunt for the third harmonic, designed to function as a shunt capacitor for the fundamental, and an additional parallel resonant circuit for the second harmonic, designed to operate as a series inductor for the fundamental. Using the proposed scheme, a Class-E/ F_3 SPA was designed and implemented for 6.78 MHz, and was evaluated with various supply voltages. It exhibited output power levels ranging from 10.26 to 59.98 W (40.11 to 47.78 dBm) with supply voltages ranging from 10 to 24 V. The efficiency was maintained at over 89.25%. Additionally, it demonstrated very low second and third harmonic distortion levels, each not exceeding -49.98 dBc, while the total harmonic distortion (THD) ranged from 1.54% to 2.15%.

INDEX TERMS Class-E/ F_3 switching power amplifier, SPA, Class-E, switching amplifier, resonant circuit, total harmonic distortion, harmonic distortion.

I. INTRODUCTION

Recently, wireless power transmission (WPT) technology has been used in various fields to provide user the convenience of charging. Class-E switching power amplifiers (SPAs) have been popularly used in the transmitter of the WPT systems [1], [2], [3], [4], [5], [6], [7], [8]. The Class-E SPA has a simple structure consisting of a shunt capacitor, series resonant circuit, and matching network, and ideally, has 100% efficiency. The ideal series resonant circuit of the Class-E SPA passes only the fundamental components, and completely rejects all other harmonics. However, the

practical series resonant circuit of the Class-E SPA cannot completely reject all harmonics, causing degradation in total harmonic distortion (THD), and possibly reducing efficiency. To achieve high efficiency and low THD, additional resonant circuits could be deployed to reduce harmonic leakage.

Class- EF_n or Class-E/ F_n are based on a Class-E SPA with resonant circuits for harmonic control. Class- EF_2 and Class-E/ F_3 SPAs are the representative examples [9], [10], [11], [12], [13], [14], and [15]. The Class- EF_2 SPA has a series resonant circuit for the second harmonics in shunt. In [10] and [11], design parameters of the Class- EF_2 SPA, such as the maximum output capability, maximum switching frequency, and maximum output power were analyzed using the ratio (k) between the capacitor in the series resonant

The associate editor coordinating the review of this manuscript and approving it for publication was Tae Wook Kim¹.

circuit for the second harmonics and the shunt capacitor, and the duty cycle (D). Despite achieving very high efficiency of 91% at 6.78 MHz, the Class-E SPA in [11] still has a high THD of 37.61%. References [12] and [13] proposed a series resonant circuit for the third harmonic that satisfies zero voltage switching (ZVS) / zero derivative voltage switching (ZDVS) through analysis of the Class-E/F₃ SPA that includes nonlinear parasitic capacitance. The Class-E/F₃ SPAs in [12] and [13] showed high efficiency of 93.45% and 95.45%, and moderately low THD of 4.35% and 5.1% at 4 MHz, respectively. Reference [14] proposed a Class-E/F₃ SPA that has decreased maximum switching voltage by analyzing the gate-to-drain and drain-to-source parasitic capacitors. The Class-E/F₃ SPA showed high efficiency of 95% with a moderately low THD of 4.86% at 4 MHz.

To achieve even lower THD, there have been SPAs that use multiple series resonant circuits to reject more than single harmonics and/or use push-pull structure to reject the even harmonics [16], [17], [18], [19], [20]. The SPAs consist of multiple series resonant circuits for more than single harmonics [16], [17]. Reference [16] presented the Class-EF_{2,3} and Class-E/F_{3,2} SPAs using series resonant circuits for the second and third harmonics. Reference [17] proposed an SPA that includes a multi-resonant-frequency (MRF) filter composed of series resonant circuits for the third, fifth, and seventh harmonics. The SPA in [17] showed low THD of 4.23% at high output power of 300 W and a frequency of 390 kHz. References [18], [19], and [20] proposed the push-pull SPAs. Reference [20] introduced a symmetrically driven push-pull Class-E SPA that exhibited output power levels of 50 to 270 W with very low THD of 0.78% at 1.2 MHz. However, these multiple resonant circuits of push-pull structures significantly increase the complexity and cost of the overall circuits.

In this paper, a Class-E/F₃ SPA with reduced second harmonic leakage using an additional parallel resonant circuit for the second harmonic is proposed. The proposed Class-E/F₃ SPA has a structure with a series resonant circuit in shunt for the third harmonic, which is used as a shunt capacitor for the fundamental, while the parallel resonant circuit to reject the second harmonic is also used as an inductor in the fundamental resonant circuit. Using the proposed scheme, a Class-E/F₃ SPA was designed and implemented to have low THD for the 6.78 MHz frequency. Its performances are presented in comparison table to those of the previously published SPAs.

II. PROPOSED CLASS-E/F₃ SPA WITH REDUCED SECOND HARMONIC LEAKAGE

Fig. 1(a) and (b) show circuit diagrams of the conventional Class-E SPA and the proposed Class-E/F₃ SPA, respectively. The conventional Class-E SPA consists of a choke inductor of L_{CHK} , a shunt capacitor of C_p , and a series resonant circuit for the fundamental with L_1 and C_1 . In contrast, the proposed Class-E/F₃ SPA incorporates additional resonant circuits, including a shunt network with a series resonant circuit for




FIGURE 1. Circuit diagrams of (a) the conventional Class-E SPA, and (b) the proposed Class-E/F₃ SPA.

the third harmonics with L_3 and C_3 , and series network with a parallel resonant circuit for the second harmonics with L_2 and C_2 . C_{ds} is an internal parasitic capacitance for the transistor between drain and source, and C_1 is a capacitor for the series resonance for the fundamental signal.

For the Class-E/F₃ operation, the admittance on the current generator plane(or the SW plane) must be close to infinity for the third harmonic frequency. The shunt components of the proposed Class-E/F₃ SPA should be designed to have the same optimum admittance on the current generator plane for the fundamental frequency as the Class-E SPA has. To determine the values of the shunt elements right after the SW, the relationships for the shunt components of the proposed Class-E/F₃ SPA were derived as follows.




$$Y''_L(\omega) - Y'_L(\omega) = j\omega C_{ds} + \frac{1}{j\omega L_3 + \frac{1}{j\omega C_3}}, \quad (1)$$

where $Y''_L(\omega) - Y'_L(\omega)$ is an admittance of the shunt elements including C_{ds} , C_3 , and L_3 . Then, (1) should have the following relations at the third-harmonic and the fundamental frequency:

$$Y''_L(3\omega_0) - Y'_L(3\omega_0) = \infty, \quad (2)$$

$$Y''_L(\omega_0) - Y'_L(\omega_0) = j\omega_0 C_p, \quad (3)$$

where C_p is an optimum shunt capacitance for Class-E operation. Since C_{ds} is given as a parasitic element of transistor, the component values of L_3 and C_3 can be calculated using the relations (2) and (3) as functions of C_p




	Class-E SPA		Proposed Class-E/ F_3 SPA	
	$Z'_i(\omega)$	$Z''_i(\omega)$	$Z'_i(\omega)$	$Z''_i(\omega)$
ω_0	○	●	+	×
$2\omega_0$	△	▲	☆	★
$3\omega_0$	□	■	◇	◆

(c)


FIGURE 2. (a) $Y''_L(\omega)-Y'_L(\omega)$ and (b) $Z'_L(\omega)-Z_L(\omega)$ of the conventional Class-E and proposed Class-E/ F_3 SPAs as a function of frequency. (c) Simulated impedances at each reference plane on Smith chart.

and C_{ds} , as follows.


$$L_3 = \frac{1}{8\omega_0^2(C_p - C_{ds})}, \quad (4)$$



(a)



(b)



(c)

FIGURE 3. (a) Simulated current and voltage waveforms, (b) harmonic distortion and PAE, and (c) output power levels for each harmonic frequency of the conventional Class-E and the proposed Class-E/ F_3 SPAs.

$$C_3 = \frac{8}{9}(C_p - C_{ds}). \quad (5)$$

To suppress the second harmonic leakage to the load, the impedance of the parallel resonant circuit using L_2 and C_2 should be close to infinity at the second harmonic frequency. In addition, the impedance of the overall series circuits including the second-harmonic resonance circuit and C_1 for the proposed Class-E/ F_3 SPA should be the same as the series resonant circuit of the Class-E SPA at the fundamental frequency. To find the values of the series components, the impedance relationship for the series components of the




FIGURE 4. Overall schematic of the proposed Class-E/ F_3 SPA.




FIGURE 5. (a) Photographs of the implemented Class-E/ F_3 SPA and (b) the measurement setup for the proposed Class-E/ F_3 SPA.

proposed Class-E/ F_3 SPA can be derived as follows.

$$Z'_L(\omega) - Z_L(\omega) = \frac{1}{\frac{1}{j\omega L_2} + j\omega C_2} + \frac{1}{j\omega C_1}, \quad (6)$$

where $Z'_L(\omega) - Z_L(\omega)$ is an impedance of the series elements including C_2 , L_2 , and L_1 . Then, (6) should have the following relations at the second harmonic and the fundamental frequency:

$$Z'_L(2\omega_0) - Z_L(2\omega_0) = \infty, \quad (7)$$

$$Z'_L(\omega_0) - Z_L(\omega_0) = 0. \quad (8)$$

Then, the values of L_2 and C_2 can be derived using the capacitance of C_1 as follows.

$$L_2 = \frac{3}{4\omega_0^2 C_1}, \quad (9)$$

$$C_2 = \frac{1}{3} C_1, \quad (10)$$

where C_1 is the capacitance of the series resonant circuit of the Class-E SPA. The value of C_1 can be appropriately selected. For general cases, since the value of inductor is more

discrete and the performance of an inductor becomes more critical, C_1 should be selected to have an appropriate value of L_2 .

GaN systems's GaN HEMT, GS61008P, was used to design and implement the proposed Class-E/ F_3 SPA at the 6.78 MHz. Its C_{ds} is 325.4 pF. For Class-E SPA, the value of C_p was obtained as 514.4 pF, while the series resonant circuit for the fundamental frequency constitutes L_1 and C_1 of 200 nH, and 2,700 pF, respectively. Z_L was obtained as $4.7 + j4.3 \Omega$ to have an output power of 50 W using the load-pull simulation. Since the component values of the conventional Class-E SPA are found, the component values of the proposed Class-E/ F_3 SPA can be calculated using (4), (5) and (9), (10). The values of L_3 and C_3 are obtained as 360 nH and 168 pF, while the values of L_2 and C_2 are obtained as 153 nH and 900 pF, respectively.

Fig. 2 shows $Y''_L(\omega) - Y'_L(\omega)$ and $Z'_L(\omega) - Z_L(\omega)$ of a conventional Class-E SPA and the proposed Class-E/ F_3 SPA as a function of frequency and simulated impedances at each reference plane on Smith chart. Both SPAs should satisfy (3) for the fundamental frequency, while the proposed Class-E/ F_3 SPA satisfies (2) at the third harmonic using the additional




FIGURE 6. Measured voltage waveforms of the proposed Class-E/F₃ SPA and the MOSFET driver.




FIGURE 7. Simulated and measured results according to the supply voltage level of 10 - 24 V: (a) output power and efficiency, (b) harmonic distortion level.

resonant circuit shown in Fig. 2(a). Since the impedance at the third harmonic at the terminal of the transistor approaches zero, Class-E/F₃ operation can be achieved. As shown in Fig. 2(b), both SPAs satisfy (8) for the fundamental frequency, while the Class-E/F₃ SPA satisfies (7) with high impedance at the second harmonic using the parallel resonant circuit, which significantly suppress the second harmonic leakage current to the load. Fig. 2(c) shows the simulated impedances of the proposed Class-E/F₃ SPA compared to the conventional Class-E SPA. As shown, the proposed SPA has its third harmonic impedance close to zero for the $Z''_L(\omega)$

plane. The simulated impedances are almost the same as the theoretical ones.

Fig. 3(a) shows the simulated voltage and current waveforms of the conventional Class-E and the proposed Class-E/F₃ SPAs. With a supply voltage of 20 V, the peak voltage of the proposed Class-E/F₃ SPA is 61.8 V, slightly lower than that of the conventional Class-E SPA, which is 69.8 V. In return, the peak current of 8.2 A for the proposed Class-E/F₃ SPA becomes slightly higher than that of 7.1 A for the conventional Class-E SPA. Fig. 3(b) shows the simulated harmonic distortion level and PAE of the conventional Class-E and the proposed Class-E/F₃ SPAs according to the output power with a supply voltage of 20 V. The efficiency at the saturation power of both SPAs is greater than 90.7%. When the output power is changed from 0 to 50 W, the second and third harmonic distortion levels of the proposed Class-E/F₃ SPA were obtained from -45.4 to -60.7 dBc, while those of the conventional Class-E SPA were obtained from -11.0 to -32.7 dBc. Fig. 3(c) shows the simulated output power levels of the conventional Class-E and the proposed Class-E/F₃ SPAs for each harmonic frequency. The fundamental output power of both SPAs is the same at 47 dBm with a supply of 20 V, while the second and third harmonic distortion levels become significantly lower at -53.7 and -53.6 dBc at the proposed Class-E/F₃ SPA, thanks to the additional parallel resonant circuit for the second harmonic, and to the series resonant circuit for the third harmonic.

III. IMPLEMENTATION AND EXPERIMENTAL RESULTS

Fig. 4 shows the overall schematic of the proposed Class-E/F₃ SPA, which was implemented with two identical amplifier channels. The proposed Class-E/F₃ SPA includes a signal generator using an oscillator, Dasishinku Corp.'s DSO531SBM, and a MOSFET driver, Microchip's MD1822. The load network of the proposed Class-E/F₃ SPA is composed of a Würth Electronic's choke inductor of 47 μ H as a dc feeder, and an impedance matching network using a self-made series inductor of 360 nH and a Murata's shunt capacitor of 1,240 pF. Other component values are the same as introduced in the previous section for analysis.

Fig. 5(a) shows a photograph of the implemented two-channel Class-E/F₃ SPA. The implemented board has a thickness of 40 mil, and a size of 195.3 \times 62.8 mm². The measurement setup in Fig. 5(b) consists of a dc power supply, a spectrum analyzer, and an oscilloscope. A supply voltage of 5 V was applied to the oscillator and driver, while a supply voltage of 10 - 24 V was applied to the Class-E/F₃ SPA. The spectrum analyzer was used to measure the spectral power levels for each frequency component. Voltage waveforms were measured using the oscilloscope. Fig. 6 shows the measured voltage waveforms of the proposed Class-E/F₃ SPA and the MOSFET driver, MD1822. Since the supply voltage to the oscillator and the MOSFET driver is 5 V peak-to-peak pulses, they were generated and supplied to the Class-E/F₃ SPA.

TABLE 1. Performance comparison with previous works.

Ref.	Topology	Frequency (MHz)	Supply voltage (V)	Efficiency (%)	Output power (W)	THD (%)	
[11]	Class-EF ₂	6.78	30	91.1	22.67	37.61	
[12]	Class-E/F ₃	4.00	25	93.45	10.0	4.35	
[13]	Class-E/F ₃	4.00	25	95.45	10.5	5.1	
[14]	Class-E/F ₃	4.00	25	95.0	5.54	4.86	
[21]	Class-E	1.80	12	86.5	10.53	2.2	
This work	Simulation	Proposed	6.78	10 - 24	89.25 - 91.86	11.62 - 73.68	1.52 - 2.30
	Measurement	Class-E/F ₃	6.78	10 - 24	89.77 - 90.93	10.26 - 59.98	1.54 - 2.15

Fig. 7(a) and (b) show the simulation and measurement results of the proposed Class-E/F₃ SPA according to the various supply voltages of 10 - 24 V. In Fig. 7(a), it can be observed that the output power steadily increases from 10.26 to 59.98 W (40.11 to 47.78 dBm) with increasing supply voltage while maintaining high efficiency of 89.25 to 90.93% during the measurement. Fig. 7(b) presents the harmonic distortion levels corresponding to the supply voltages. Both simulation and measurement results for supply voltages ranging from 10 to 24 V indicate that the second and third harmonic distortion levels do not exceed –49.98 dBc, whereas the fourth and fifth harmonic distortion levels remain below –39.04 dBc. The THD from the second to fifth harmonic was obtained in the range 1.54 to 2.15%. Table 1 summarizes and compares the simulation and measurement results. Compared to other previous works, this work shows a significantly improved THD performance, attributed to the resonant circuits for both the second and third harmonics.

IV. CONCLUSION

This paper proposed a Class-E/F₃ SPA with reduced second harmonic leakage to achieve low total harmonic distortion (THD) using a parallel resonant circuit for the second harmonic. For the third harmonic, a series resonant circuit was employed after the transistor in shunt. The parallel resonant circuit for the second harmonic is equivalently used as a series inductor for the fundamental resonant circuit, while the series resonant circuit for the third harmonic is used as a shunt capacitor for the fundamental frequency. Therefore, the proposed Class-E/F₃ SPA has a simple structure. The proposed Class-E/F₃ SPA was designed and implemented for the 6.78 MHz, and was evaluated with various supply voltages. As a result of the measurements, when the supply voltage of 10 - 24 V is applied, the output power was obtained from 10.26 - 59.98 W (40.11 - 47.78 dBm) with efficiency of no less than 89.25%. The second and third harmonic distortion levels were maintained with no higher than –49.98 dBc, while the THD levels were achieved as low as from 1.54 - 2.15%.

REFERENCES

- [1] N. O. Sokal and A. D. Sokal, "Class E—A new class of high-efficiency tuned single-ended switching power amplifiers," *IEEE J. Solid-State Circuits*, vol. SSC-10, no. 3, pp. 168–176, Jun. 1975.
- [2] M. Kazimierczuk and K. Puczkowski, "Exact analysis of class E tuned power amplifier at any Q and switch duty cycle," *IEEE Trans. Circuits Syst.*, vol. TCS-34, no. 2, pp. 149–159, Feb. 1987.
- [3] T. Suetsugu and M. K. Kazimierczuk, "Comparison of class-E amplifier with nonlinear and linear shunt capacitance," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 50, no. 8, pp. 1089–1097, Aug. 2003.
- [4] P. M. Gaudio, C. Bernal, and A. Mediano, "Output power capability of class-E amplifiers with nonlinear shunt capacitance," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2003, pp. 891–894.
- [5] H. Oh, W. Lee, H. Koo, J. Bae, K. C. Hwang, K.-Y. Lee, and Y. Yang, "6.78 MHz wireless power transmitter based on a reconfigurable class-E power amplifier for multiple device charging," *IEEE Trans. Power Electron.*, vol. 35, no. 6, pp. 5907–5917, Jun. 2020.
- [6] S. Liu and C. Ma, "Low-harmonic-distortion and high-efficiency class E² DC–DC converter for 6.78 MHz WPT," in *Proc. IEEE Int. Conf. Ind. Electron. Sustain. Energy Syst. (IESSES)*, Jan. 2018, pp. 421–425.
- [7] W. Lee, J. Shin, H. Oh, T. Kim, K. Kim, K. C. Hwang, K.-Y. Lee, and Y. Yang, "Striving for efficiency: A 475-kHz high-efficiency two-stage Class-E power amplifier," *IEEE Microw. Mag.*, vol. 20, no. 1, pp. 85–90, Jan. 2019.
- [8] H. Oh, S. Oh, H. Koo, W. Choi, J. Shin, K. C. Hwang, K.-Y. Lee, and Y. Yang, "Mid-range wireless power transfer system for various types of multiple receivers using power customized resonator," *IEEE Access*, vol. 9, pp. 45230–45241, 2021.
- [9] Z. Kaczmarczyk, "High-efficiency class E, EF, and E/F inverters," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1584–1593, Oct. 2006.
- [10] S. Aldhaher, D. C. Yates, and P. D. Mitcheson, "Design and development of a class EF₂ inverter and rectifier for multimegahertz wireless power transfer systems," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8138–8150, Dec. 2016.
- [11] S. Aldhaher, D. C. Yates, and P. D. Mitcheson, "Modeling and analysis of class EF and class E/F inverters with series-tuned resonant networks," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3415–3430, May 2016.
- [12] M. Hayati, A. Sheikhi, and A. Grebennikov, "Design and analysis of Class - E/F₃ power amplifier with nonlinear shunt capacitance at nonoptimum operation," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 727–734, Feb. 2015.
- [13] M. Hayati, A. Sheikhi, and A. Grebennikov, "Effect of nonlinearity of parasitic capacitance on analysis and design of class E/F₃ power amplifier," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4404–4411, Aug. 2015.
- [14] A. Sheikhi, M. Hayati, and A. Grebennikov, "Effect of gate-to-drain and drain-to-source parasitic capacitances of MOSFET on the performance of Class-E/F₃ power amplifier," *IET Circuits, Devices Syst.*, vol. 10, no. 3, pp. 192–200, May 2016.
- [15] J. Ma, Asiya, X. Wei, K. Nguyen, and H. Sekiya, "Analysis and design of generalized Class - E/F₂ and Class - E/F₃ inverters," *IEEE Access*, vol. 8, pp. 61277–61288, 2020.

- [16] R. H. Ashique, M. M. Khan, A. S. M. Shihavuddin, M. H. Maruf, A. A. Mansur, and M. A. U. Haq, "A novel family of Class - EF_{nm} and Class - E/F_{nm} inverter for improved efficiency," in *Proc. Sustain. Tech. for Ind. Int. Conf. (STI)*, 2020, pp. 1-6.
- [17] C. Bao and S. K. Mazumder, "Multiresonant-frequency filter for an electrosurgery inverter," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6242-6246, Jun. 2022.
- [18] S. Kee, I. Aoki, A. Hajimiri, and D. Rutledge, "The Class-E/F family of ZVS switching amplifier," *IEEE Trans. Microw. Theory Techn.*, vol. 51, no. 6, pp. 1677-1690, Jun. 2003.
- [19] T. Shi and P. Wiener, "Low cost 50 W Class - EF_2 PA for magnetic resonant wireless power transfer applications," in *Proc. Int. Exhib. Conf. Power Electron., Intell. Motion Renewable Energy Energy Manage.*, 2019, pp. 1-4.
- [20] S.-C. Wong and C. K. Tse, "Design of symmetrical class e power amplifiers for very low harmonic-content applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 8, pp. 1684-1690, Aug. 2005.
- [21] M. Heinrichs and R. Kronberger, "High-efficiency power amplifier for 1.8 MHz: The development of a Class-E PA with components for high efficiency," *IEEE Microw. Mag.*, vol. 21, no. 1, pp. 67-72, Jan. 2020.




SOONCHEOL BAE was born in Daegu, South Korea, in 1995. He received the B.S. degree from the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, in 2019. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, Sungkyunkwan University.

His current research interests include the design of RF/mm-wave power amplifiers, RF and analog integrated circuits, and wireless power transfer.




HANSIK OH (Member, IEEE) was born in Seoul, South Korea, in 1991. He received the Ph.D. degree from the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, in 2022.

He is currently an Engineer in networks business with Samsung Electronics Company Ltd., Suwon. His research interests include the design of RF/mm-wave power amplifiers, RF/analog integrated circuits, efficiency enhancement techniques, linearization techniques, broadband techniques, and wireless power transfer systems.



WOOJIN CHOI was born in Siheung, South Korea, in 1993. He received the B.S. degree from the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, in 2018. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, Sungkyunkwan University.

His current research interests include the design of RF power amplifiers for base stations, broadband techniques, and MMICs.



JAEKYUNG SHIN was born in Seoul, South Korea, in 1993. He received the B.S. degree from the Department of Electronic and Electrical Engineering, Korea Aerospace University, Goyang, South Korea, in 2018. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea.

His current research interests include the design of RF/mm-wave power amplifiers, efficiency enhancement techniques, broadband techniques, and microwave power transmission.



YIFEI CHEN was born in Hebei, China, in 1994. He received the B.S. degree from the Department of Electronic and Electrical Engineering, Korea University, Seoul, South Korea, in 2018. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea.

His current research interests include the design of RF/mm-wave power amplifiers, broadband techniques, and mm-wave integration circuits.



HYEONGJIN JEON was born in Mokpo, South Korea, in 1994. He received the B.S. degree from the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, in 2020. He is currently pursuing the Ph.D. degree with the Department of Information and Communication Engineering, Sungkyunkwan University.

His research interests include the design of RF/mm-wave power amplifiers, RF/analog integrated circuits, efficiency enhancement techniques, linearization techniques, broadband techniques, and wireless power transfer systems.



YOUNG CHAN CHOI was born in Seoul, South Korea, in 1996. He received the B.S. degree from the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, in 2020. He is currently pursuing the Ph.D. degree with the Department of Information and Communication Engineering, Sungkyunkwan University. His research interests include the design of RF/mm-wave power amplifiers, efficiency enhancement techniques,

linearization techniques, broadband techniques, and mm-wave integrated circuits and systems.



SUNWOO NAM was born in Incheon, South Korea, in 1991. He received the B.S. degree from the Department of Electronic Engineering, Kwangwoon University, Seoul, South Korea, in 2014. He is currently pursuing the M.S. degree with the Department of Semiconductor Display Engineering, Sungkyunkwan University. His research interests include the design of RF/mm-wave power amplifiers, efficiency enhancement techniques, linearization techniques, broadband techniques, and wireless power transfer systems.



SOOHYUN BIN was born in Seoul, South Korea, in 1996. He received the B.S. degree from the Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea, in 2022. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, Department of Electronic and Electrical Engineering, Sungkyunkwan University, Suwon, South Korea. His research interests include the design of RF/mm-wave power amplifiers, RF/analog integrated circuits, efficiency enhancement techniques, linearization techniques, broadband techniques, and microwave power transfer systems.



YOONJUNG LEE was born in Daegu, South Korea, in 1999. She received the B.S. degree from the Department of Electronic Engineering, Kyung Hee University, Yongin, South Korea, in 2023. She is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea. Her research interests include the design of RF power amplifiers for base stations, broadband techniques, MMIC, and wireless power transfer systems.



KANG-YOON LEE (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Seoul National University, Seoul, South Korea, in 1996, 1998, and 2003, respectively. From 2003 to 2005, he was with GCT Semiconductor Inc., San Jose, CA, USA, where he was the Manager of the Analog Division and worked on the design of CMOS frequency synthesizer for CDMA/PCS/PDC and single-chip CMOS RF chip sets for W-CDMA, WLAN, and PHS. From 2005 to 2011, he was with the Department of Electronics Engineering, Konkuk University, as an Associate Professor. Since 2012, he has been with the Department of Electrical and Computer Engineering, Sungkyunkwan University, South Korea, where he is currently an Associate Professor. His research interests include the implementation of power integrated circuits, CMOS RF transceivers, analog integrated circuits, and analog/digital mixed-mode VLSI system design.



KEUM CHEOL HWANG (Senior Member, IEEE) received the B.S. degree in electronics engineering from Pusan National University, Busan, South Korea, in 2001, and the M.S. and Ph.D. degrees in electrical and electronic engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2003 and 2006, respectively. From 2006 to 2008, he was a Senior Research Engineer with Samsung Thales, Yongin, South Korea, where he was involved with the development of various antennas, including multiband fractal antennas for communication systems and Cassegrain reflector antenna and slotted waveguide arrays for tracking radars. From 2008 to 2014, he was an Associate Professor with the Division of Electronics and Electrical Engineering, Dongguk University, Seoul, South Korea. In 2015, he joined the Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea, where he is currently an Associate Professor. His research interests include advanced electromagnetic scattering and radiation theory and applications, the design of multi-band/broadband antennas and radar antennas, and optimization algorithms for electromagnetic applications. He is a Life Member of KIEES and a member of IEICE.



YOUNGGOO YANG (Senior Member, IEEE) was born in Hamyang, South Korea, in 1969. He received the Ph.D. degree in electrical and electronic engineering from Pohang University of Science and Technology, Pohang, South Korea, in 2002. From 2002 to 2005, he was with Skyworks Solutions Inc., Newbury Park, CA, USA, where he designed power amplifiers for various cellular handsets. Since 2005, he has been with the School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea. His research interest includes RF power amplifiers.

...