

Received 27 February 2024, accepted 11 March 2024, date of publication 18 March 2024, date of current version 26 March 2024. Digital Object Identifier 10.1109/ACCESS.2024.3377563

# **RESEARCH ARTICLE**

# Design of Enhancement Mode $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Vertical Current Aperture MOSFETs With a Trench Gate

XIAOQING CHEN<sup>®</sup>, FENG LI<sup>®</sup>, (Senior Member, IEEE), AND HERBERT HESS, (Life Senior Member, IEEE)

Department of Electrical and Computer Engineering, University of Idaho, Moscow, ID 83843, USA Corresponding author: Xiaoqing Chen (chen6168@vandals.uidaho.edu)

This work was supported in part by the Micron Foundation.

**ABSTRACT** In this article, enhancement-mode (E-mode) operation is achieved by employing a trench gate on the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> current aperture vertical MOSFETs via Sentaurus TCAD simulation. The performance of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs was investigated with different structure parameters, such as trench gate depth, channel doping concentration, and drift layer doping concentration and thickness. The transistor with a trench gate recess (Gr) of 130 nm obtained a high on/off current ratio of 10<sup>8</sup>, an on-current density of 65 A/cm<sup>2</sup>, a low specific on-resistance (R<sub>on,sp</sub>) of 42.5 mΩ·cm<sup>2</sup>, and a breakdown voltage (BV) of 488 V for an E-mode operation. With the thickness of the drift layer increasing to 9.2  $\mu$ m, BV is improved to 721 V, R<sub>on,sp</sub> keeps a low value of 43.5 mΩ·cm<sup>2</sup> due to the trench gate structure, and the transfer characteristic maintains the same. The thermal characteristics of the proposed MOSFET were studied and the device stability with high temperature was analyzed. The transistor with Gr = 130 nm can keep working in E-mode operation at T = 500 K. The performance of the transistor exhibits its great potential as a high-voltage switch device for power electronic applications.

**INDEX TERMS** Beta-phase gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>), enhancement-mode, trench gate, vertical power MOSFET, current aperture, specific on-resistance, breakdown voltage, thermal characteristics.

#### I. INTRODUCTION

In the past decade, beta-phase gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) has attracted extensive research as an ultra-wide bandgap semiconductor material owing to its outstanding material properties, including a high breakdown field of 8 MV/cm [1], a large Baliga's figure of merit (FOM) which is over three times of GaN and ten times of 4H-SiC [2], [3], and a low intrinsic carrier concentration allowing for high-temperature operations [4]. Huang's chip area manufacturing FOM shows a cost advantage of large size  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> bulk crystals over three times of GaN and five times of 4H-SiC [2], [5]. At present, no p-type Ga<sub>2</sub>O<sub>3</sub> has been reported due to the difficulty for single-crystal oxide semiconductors to form shallow acceptor states [6], and self-trapped holes [7] which results in very low hole mobility and associated high effective

hole mass [8]. It is challenging to implement enhancementmode (E-mode)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs since the absence of p-type doping causes no inversion layer. To make n-channel accumulation mode devices, different approaches have been developed to fabricate E-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs, one of which is to decrease the channel thickness to fully deplete the channel under zero gate bias voltage [9], such as  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator (GOOI) field effect transistors [10], [11], [12] and gate recess process [13], [14], [15]. From our review work of trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs [16], the trench gate process was mostly adopted in the planar device structure, and no vertical single trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET was reported. The design of the vertical trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power MOSFETs was developed via Sentaurus TCAD in this work. A trench gate was applied on a depletion mode (D-mode) current aperture vertical MOSFET to realize E-mode operation. The material-dependent physical models for the simulation were introduced. The static characteristics of the transistors were

The associate editor coordinating the review of this manuscript and approving it for publication was Marcelo Antonio Pavanello<sup>10</sup>.



**FIGURE 1.** Schematic cross-sectional view of (a) planar gate [23], and (b) trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET.

investigated, and the dependence of the device performance on different device parameters and temperatures was analyzed.

# **II. DEVICE DESIGN AND DESCRIPTION**

# A. CURRENT APERTURE VERTICAL $\beta$ -Ga<sub>2</sub> O<sub>3</sub> MOSFET

The first current aperture vertical electron transistors (CAVETs) were developed on AlGaN/GaN by Ben-Yaacov et al. [17] for RF power application for dispersionfree performance. The AlGaN/GaN CAVETs exhibit the advantage of the large electric field region being buried under the gate into the bulk, and a high voltage switch for power electronics application [18], [19], [20]. For ultra-wide bandgap semiconductors, based on the successful work of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> doping with shallow donors (Si) [21] and deep acceptors (Mg, N) [22], Wong et al. demonstrated the first current aperture vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power MOSFETs in Dmode [23] and E-mode [24] operations, and both devices are with a planar gate. Figure 1 (a) depicts the schematic structure of D-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> current aperture MOSFET [23], which was used for the simulation calibration in this work. The source contact is separated from the drain contact by an electron barrier, N-ion-implanted  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, called a current blocking layer (CBL), and the gate-modulated current flows vertically through a well-defined opening called the aperture.

# **B. TRENCH GATE STRUCTURE**

The trench gate process is one of the effective solutions to make n-channel accumulation mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices to implement E-mode. Our review work summarized the recent

progress of trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs [16]. The trench gate was mostly used in the planar device structure, and only one vertical D-mode trench gate MOSFET was demonstrated by Sasaki et al. [25] with a structure similar to vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FinFETs. Wong et al. [24] demonstrated the E-mode planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> current aperture MOSFET by reducing the implanted channel of the D-mode device using the n<sub>access</sub> regions. Different from the method Wong et al. used, this work applied a single trench gate on the D-mode planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET, as shown in Figure 1 (b), to realize Emode operation and investigate the impact of the trench gate on DC performance.

# **III. SIMULATION SETUP AND CALIBRATION**

Sentaurus TCAD device simulator was employed in this work. The physical models for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> device simulation with material-dependent parameters are elaborated in this section, and the calibrated curves are presented as well.

# A. TEMPERATURE AND DOPING DEPENDENT MOBILITY MODEL

In doped semiconductors, the carrier mobility is affected by carrier density and temperature [26], [27]. The increasing active doping concentration causes more carrier scattering on ionized impurities and degrades mobility. At high temperatures, the increased phonon concentration leads to the carrier scattering increasing to lower the mobility. In Sentaurus, the mobility model can be specified with Arora model, as a function of doping concentration and temperature [28]. The electron mobility ( $\mu_n$ ) can be written as:

$$\mu_n = \mu_{min} + \mu_d / [1 + ((N_{A,0} + N_{D,0})/N_0)^{A^*}]$$
  

$$\mu_{min} = A_{min} \cdot (T/300\text{K})^{\alpha_m}, \ \mu_d = A_d \cdot (T/300\text{K})^{\alpha_d}$$
  

$$N_0 = A_N \cdot (T/300\text{K})^{\alpha_N}, \ A^* = A_a \cdot (T/300\text{K})^{\alpha_a}$$
(1)

where  $N_{A,0}$  and  $N_{D,0}$  are the active donor and acceptor concentrations; *T* is the temperature;  $A_{min} = 13cm^2/Vs$ ,  $A_d = 235cm^2/Vs$ ,  $A_N = 1.1 \times 10^{18}cm^{-3}$ ,  $A_a = 0.78$ ,  $\alpha_m = -0.57$ ,  $\alpha_d = 0.78$ ,  $\alpha_N = 2.4$ , and  $\alpha_a = -0.146$  are the material-dependent parameters for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> electron mobility, which was calibrated with the experimental data at the room temperature of *T* = 300K by Park et al. [29]. We modified the exponent parameter  $\alpha_d$  from 0.78 to -2.13 to calibrate the temperature-dependent electron mobility with the experimental results obtained by Ma et al. [30]. As shown in Figure 2, the electron mobility decreases as the temperature increases, and the curve of the corrected Arora model with  $\alpha_d = -2.13$  matches the measured data with  $N_{A,0} = 7.5 \times 10^{16}cm^{-3}$  and  $N_{D,0} = 2.4 \times 10^{17}cm^{-3}$  [30].

# **B. HIGH-FIELD SATURATION MOBILITY MODEL**

At low electric fields, the carrier drift velocity is proportional to the electric field, and the low-field mobility is constant. However, in high electric fields, the velocity increases sublinearly to a saturation speed as the electric field rises, which degrades the mobility. For  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, the theoretical



**FIGURE 2.** Temperature-dependent electron mobility of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> with  $N_{A,0} = 7.5 \times 10^{16}$  cm<sup>-3</sup> and  $N_{D,0} = 2.4 \times 10^{17}$  cm<sup>-3</sup>.

estimation of the electron saturation velocity by Ghosh and Singisetti [31] is  $1.0 \sim 2.0 \times 10^7 cm/s$ , and the saturation velocity at low temperature of 50 K based on the measured velocity-field profile is evaluated above  $1.1 \times 10^7 cm/s$  by Zhang et al. [32]. The high-field saturation mobility ( $\mu_{n_hf}$ ) can be simulated with the Caughey-Thomas model [33] given in the following expression:

$$\mu_{n_h}(E) = \mu_n [1 + (\mu_n \times E/v_{sat})^{\beta}]^{1/\beta}$$
(2)

where E is the electric field,  $v_{sat} = 1 \times 10^7 cm/s$  is the saturation velocity, and  $\beta = 0.37$  is the fitting parameter.

#### C. IMPACT IONIZATION MODEL

Besides mobility, impact ionization is also an important highfield effect. In power devices, as the electric field increases further, inter-band transitions and electron ionization become significant and could cause the device breakdown. To obtain impact ionization rate  $G_{ii}$ , the formulas given in (3) was used in the simulation:

$$G_{ii} = (\alpha_n |\boldsymbol{J_n}| + \alpha_p |\boldsymbol{J_p}|)/q$$
(3)

where *q* is the charge of an electron;  $|J_n|$  and  $|J_p|$  are the electron and hole current density vectors;  $\alpha_n$  and  $\alpha_p$  are the electron and hole ionization coefficient, which can be calculated by the equation (4) and (5) respectively:

$$\alpha_n(E) = \gamma a_n exp(-\gamma b_n/E) \tag{4}$$

$$\alpha_p(E) = \gamma a_p exp(-\gamma b_p/E) \tag{5}$$

$$\gamma = \frac{\tanh(\frac{\hbar\omega_{op}}{2k\cdot 300\mathrm{K}})}{\tanh(\frac{\hbar\omega_{op}}{2kT})} \tag{6}$$

where k is the Boltzmann constant;  $\bar{h}\omega_{op} = 63meV$  is the optical phonon energy;  $a_n = a_p = 7.6 \times 10^5 cm^{-1}$  and  $b_n = b_p = 2.1 \times 10^7 V/cm$  are the fitting parameters for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [34].

# D. INCOMPLETE IONIZATION MODEL

In the nitrogen-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, the deep acceptors have relatively large ionization energy compared to thermal energy,



FIGURE 3. Nitrogen (a) acceptor and (b) ion concentration in one of the CBLs.

which means the dopants cannot be fully ionized, so incomplete ionization must be considered in the simulation. When the N doping concentration  $N_{AN0}$  is less than  $1 \times 10^{22} cm^{-3}$ , the density of ionized N acceptors,  $N_{AN}$ , can be given by Fermi–Dirac distribution:

$$N_{AN} = N_{AN0} / (1 + 2exp(\frac{E_{AN} - E_{Fp}}{kT}))$$
(7)

where  $E_{AN}$  is the N acceptor ionization energy in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>and the experimental data of 87 *meV* obtained by Liu et al. [35] is adopted for the simulation;  $E_{Fp}$  is the quasi-Fermi energy. For the case of  $N_{AN0} > 1 \times 10^{22} cm^{-3}$ , the acceptors are assumed to be completely ionized, which is out of the range of this work.

#### E. CALIBRATION

The planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> current aperture MOSFET shown in Figure 1 (a) is the referenced MOSFET for simulation setup and calibration. Table 1 lists the structural parameters of the device [23]. According to the secondary ion mass spectrometry (SIMS) depth profiles of N and Si in the gate-CBL overlap region of the referenced device [23], the Gaussian doping was applied in the CBLs, and the uniform doping was used in the channel region since the Si ions are uniformly distributed there. The channel and drift layer Si doping concentration were adapted to  $1.1 \times 10^{18}$  cm<sup>-3</sup> and  $8.0 \times 10^{15}$  cm<sup>-3</sup> respectively to best match the experimental data. In CBLs, the N Gaussian doping peak concentration of  $1.5 \times 10^{18}$ cm<sup>-3</sup> and the corresponding N ion peak concentration of  $1.0 \times 10^{18}$  cm<sup>-3</sup> shown in Figure 3 (a) and (b) respectively indicate the model of incomplete ionization of N acceptor was implemented successfully.

Figure 4 presents the calibrated DC characteristics of the planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET. Both the output characteristics in Figure 4 (a) and transfer characteristics in Figure 4 (b) of the device match the experimental data [23]. At the drain voltage (V<sub>D</sub>) of 20 V and gate voltage (V<sub>G</sub>) of 5 V, the drain current density (I<sub>D</sub>) reaches 0.43 kA/cm<sup>2</sup> normalized to the

#### TABLE 1. Device parameters for simulation [23].

Parameter	Value
Nch, Channel Si doping concentration	$1.1 \times 10^{18} \text{ cm}^{-3}$
n++ source Si doping concentration	$5.0 \times 10^{19} \text{ cm}^{-3}$
CBLs N Gaussian doping peak concentration	$1.5 \times 10^{18} \text{ cm}^{-3}$
Ndrift, Drift layer Si doping concentration	$8.0 \times 10^{15} \text{ cm}^{-3}$
Substrate Sn doping concentration	$3.0 \times 10^{18} \text{ cm}^{-3}$
Tch, channel depth	0.15 μm
Tn++, n++ source depth	0.1 µm
Tal2o3, Al <sub>2</sub> O <sub>3</sub> gate dielectric thickness	50 nm
Tcbl, CBL outside edge depth	0.8 μm
Tdrift, drift layer depth under CBL	4.2 μm
Tsub, substrate depth	600 µm
Tsmi, metal depth inbedded in n++ source	50 nm
Tsm/Tdm, source/drain electrodes depth	0.25 μm
Tgm, gate electrode depth	0.295 μm
Lcbl, one CBL length	37.5 μm
Lch, channel length	55 μm
Ln++, n++ source length	20 µm
Lg, gate length	25 μm
Lgo, the gate-CBL overlap length	2.5 μm
Lap, aperture length	20 µm
Lgss, gate-source spacing	5 μm
Lsm, source contact length	15 μm
Wsm, source contact width	200 μm
Wap, aperture width	200 µm
Wn++, n++ source width	220 μm
Wch, channel width	240 μm
Wcell, device cell width	260 um

area of the channel  $(1.32 \times 10^{-4} \text{ cm}^2)$ . The threshold gate voltage  $(V_T)$  is -38 V for a D-mode operation. The current density shown in Figure 4 (c) demonstrates the CBL regions obstruct the current as expected. As presented in Figure 4 (d), the off-state breakdown I-V characteristic of the device was calculated at  $V_G = -40$  V by the external resistor method [36]. The simulated breakdown voltage (BV) of 48 V was obtained at  $I_D = 10^{-3} \text{ A/cm}^2$  [23], comparable to the experimental BV of 25 V. As shown in Figure 5 (a), at  $V_G =$ -40 V and V<sub>D</sub> = 47 V, the electric field near the Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface above the current aperture is 3.7 MV/cm and 3.4 MV/cm in Al<sub>2</sub>O<sub>3</sub> and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> respectively. The largest electric field of 5.1 MV/cm is located at the surface of the  $Al_2O_3$  layer near the gate edge shown in Figure 5 (b). Electron ionization coefficient  $\alpha_n$  illustrated in Figure 6 (a) presents the strong distribution of ionized electrons under the gate oxide, which is consistent with the electric field distribution in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. Impact ionization rate  $G_{ii}$  shown in Figure 6 (b) displays the highest generation rate of  $4.3 \times 10^{17}$  cm<sup>-3</sup>/s in the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel under the gate edge due to the peak electric field, and the  $G_{ii}$  distribution in the drift layer is consistent with the current density shown in Figure 6 (c).

# **IV. SIMULATION RESULTS AND DISCUSSION**

#### A. EFFECT OF TRENCH GATE DEPTH

Based on the well-calibrated planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOS-FET model, different depths of trench gate recess (Gr) were applied to the device. The trench gate simulation results are



**FIGURE 4.** Calibrated (a) output and (b) transfer characteristics of the planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with the experimental data [23]. (c) Current density at V<sub>D</sub> = 20 V and V<sub>G</sub> = 5 V. (d) Off-state breakdown I-V characteristic at V<sub>G</sub> = -40 V.



**FIGURE 5.** Electric field distribution (a) above the current aperture and (b) under the gate edge of planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET at V<sub>G</sub> = - 40 V and V<sub>D</sub> = 47 V.

summarized in Table 2. Figure 7 illustrates the dependence of DC characteristics of trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET on the variation of Gr. As shown in Figure 7 (a), the threshold voltage of V<sub>T</sub> increases as Gr turns deeper, whereas the drain current density of I<sub>D</sub> normalized to the area of the channel  $(1.32 \times 10^{-4} \text{ cm}^2)$  at V<sub>D</sub> = 20 V, V<sub>G</sub> = 5 V decreases due to the reducing of the channel depth. At Gr = 130 nm, V<sub>T</sub> reaches the positive value of 0.74 V for a fully depleted channel for an E-mode operation, and I<sub>D</sub> = 0.065 kA/cm<sup>2</sup> is over five times larger than I<sub>D</sub> = 0.012 kA/cm<sup>2</sup> of the reported E-mode planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET [24]. At the deepest Gr = 145 nm, V<sub>T</sub> raises to 2.5 V, and I<sub>D</sub> = 0.03 kA/cm<sup>2</sup> is twice that of the reported device in [24]. Normalized



**FIGURE 6.** (a) Electron Alpha ionization coefficient, (b) impact ionization rate, and (c) current density of the planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET at V<sub>G</sub> = - 40 V and V<sub>D</sub> = 47 V.

7e-23

De-30

6e-10

le-12

20.25



**FIGURE 7.** DC characteristics of trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET: (a) V<sub>T</sub> and I<sub>D</sub> at V<sub>D</sub> = 20 V, V<sub>G</sub> = 5 V, (b) R<sub>on</sub>, sp and (c) BV at different Gr. (d) Off-state breakdown I-V characteristic at V<sub>G</sub> = 0 V with Gr = 130 nm.

to the channel length of 55  $\mu$ m, the drain current density of 154.9 mA/mm at Gr =130 nm is larger than those of the reported E-mode planar  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench gate MOSFET in [16]. The output characteristics of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm shown in Figure 8 (a) exhibit a clear current modulation feature. As shown in Figure 8 (b), the current flow pattern of trench gate MOSFET is different from that of the planar gate MOSFET shown in Figure 4 (c) because of the narrower channel.

TABLE 2. Summary of the simulation results of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> vertical MOSFETs.

Gr (nm)	V <sub>T</sub> (V)	I <sub>D</sub> (kA/cm²)	$R_{on,sp}$ (m $\Omega$ ·cm <sup>2</sup> )	R <sub>on,sp</sub> (Ω·mm)	BV (V)	
0	-40	0.425	18.8	7.8	48	
110	-6.2	0.122	28.6	11.9	447	
115	-4.37	0.107	30.4	12.7	426	
120	-0.98	0.092	32.6	13.6	440	
125	-0.05	0.078	35.5	14.8	449	
130	0.74	0.065	42.5	17.7	488	
135	1.53	0.052	50.0	20.8	488	
140	2.07	0.039	80.2	33.4	488	
145	2.54	0.030	219.8	91.6	488	

The differential specific on-resistance  $(R_{on,sp})$  near  $V_D =$ 0 V normalized to the area and length of the channel are scaled on the left and right axis of Figure 7 (b), respectively. As Gr grows deeper, Ron, sp increases since the drain current gets smaller. Among the transistors from Gr = 130 nm to Gr = 145 nm with positive V<sub>T</sub>, the one with Gr = 130 nm obtains the lowest  $R_{on.sp}$  of 42.5 m $\Omega$ ·cm<sup>2</sup> or 17.7  $\Omega$ ·mm, which is smaller than  $135 \text{ m}\Omega \cdot \text{cm}^2$  reported in the E-mode planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET [24]. The BV for different gate recesses is presented in Figure 7 (c). Trench gate recess makes BV jumps from 48 V of the D-mode planar gate structure (Gr = 0 nm) to over 440 V at Gr = 110 nm, and reaches a stable value of 488 V for  $Gr \ge 130$  nm for an E-mode operation, which is larger than the BV of 263 V reported in the E-mode planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET [24], and the off-state breakdown I-V characteristic at  $V_{G} = 0 V$ with Gr = 130 nm is shown in Figure 7 (d). Figure 9 presents the electric field distribution at  $V_G = 0 V$  and  $V_D = 487 V$  for the transistor with Gr = 130 nm. The electric field near the Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface above the current aperture shown in Figure 9 (a) is 1.8 MV/cm and 1.7 MV/cm in Al<sub>2</sub>O<sub>3</sub> and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> respectively, half of those of the D-mode MOSFET shown in Figure 5 (a). The high electric field of 5.1 MV/cm under the planar gate edge of the D-mode MOSFET shown in Figure 5 (b) is alleviated to 0.4 MV/cm at the trench bottom corner shown in Figure 9 (b). The reduction of the electric field leads to an enhancement of the breakdown voltage and a decrease in the hot electron effect.

# **B. EFFECT OF CHANNEL DOPING CONCENTRATION**

The transfer characteristics of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm at different channel doping concentrations (N<sub>ch</sub>) are shown in Figure 10 (a). The threshold voltage and the R<sub>on,sp</sub> near V<sub>D</sub> = 0 V decrease as N<sub>ch</sub> increases. The transistors with N<sub>ch</sub>  $\geq 2 \times 10^{18}$  cm<sup>-3</sup> operate in D-mode due to more electrons in the channel, and a higher drain current causes lower R<sub>on,sp</sub>. As shown in Figure 10 (c), a small R<sub>on,sp</sub> = 26.3 m\Omega \cdot cm<sup>2</sup> was obtained for the device with N<sub>ch</sub> = 3  $\times 10^{18}$  cm<sup>-3</sup>. The transistors with N<sub>ch</sub> lower than 2  $\times 10^{18}$  cm<sup>-3</sup> operate in E-mode with higher V<sub>T</sub>, but when N<sub>ch</sub> decreases to 2  $\times 10^{17}$  cm<sup>-3</sup>, R<sub>on,sp</sub> sharply increases to over 500 m\Omega \cdot cm<sup>2</sup> owing to the abruptly dropped



**FIGURE 8.** (a) Output characteristics and (b) current density at  $V_D = 20 V$ ,  $V_G = 5 V$  of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET at Gr = 130 nm.



**FIGURE 9.** Electric field distribution (a) above the aperture and (b) at the trench gate bottom corner of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm at V<sub>G</sub> = 0 V and V<sub>D</sub> = 487 V.

drain current. As discussed in the previous subsection A, the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET at Gr = 130 nm with N<sub>ch</sub> =  $1.1 \times 10^{18}$  cm<sup>-3</sup> operates in E-mode with V<sub>T</sub> = 0.74 V and R<sub>on,sp</sub> = 42.5 m $\Omega$ ·cm<sup>2</sup>. This threshold voltage was obtained by the linear extrapolation of the transfer curve to the V<sub>G</sub> axis. Another method to define the threshold voltage is V<sub>T</sub> = V<sub>G</sub> at I<sub>D</sub> = I<sub>on</sub>/10<sup>5</sup> [24], and a V<sub>T</sub> of 0.31 V was obtained for this transistor. Figure 10 (b) shows the on/off current ratio (I<sub>on</sub>/I<sub>off</sub>) greater than 10<sup>8</sup> with an off-state I<sub>D</sub> = 0.21  $\mu$ A/cm<sup>2</sup>, and this normally off trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET can be used as a power switching device.

# C. EFFECT OF CURRENT APERTURE LENGTH

Figure 11 illustrates the dependence of the DC performance of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET on the length of the current aperture (L<sub>ap</sub>) with Gr = 130 nm and the length of the trench gate (L<sub>g</sub>) fixed at 25  $\mu$ m. As L<sub>ap</sub> increases



**FIGURE 10.** (a) (b) Transfer characteristics and (c)  $R_{on, sp}$  of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm at different channel doping concentration.



**FIGURE 11.** (a) Transfer characteristics, (b) R<sub>on,sp</sub> and (c) BV at different L<sub>ap</sub>. Electric field at the trench gate bottom corner of (d) L<sub>ap</sub> = 24  $\mu$ m at V<sub>G</sub> = -1 V and V<sub>D</sub> = 487 V, and (e) L<sub>ap</sub> = 25  $\mu$ m at V<sub>G</sub> = - 3 V and V<sub>D</sub> = 470 V.

from 18  $\mu$ m to 25  $\mu$ m, the gate–CBL overlap length (L<sub>go</sub>), as denoted in Figure 1, decreases from 3.5  $\mu$ m to 0  $\mu$ m. Figure 11 (a) presents a stable E-mode transfer characteristic in the L<sub>ap</sub> range of 18  $\mu$ m to 21  $\mu$ m. The transistor turns to



FIGURE 12. (a) Transfer characteristics, (b) R<sub>on,sp</sub> and (c) BV at different L<sub>g</sub>. Electric field at the trench gate bottom corner of (d) L<sub>g</sub> = 21  $\mu$ m at V<sub>G</sub> = 0 V and V<sub>D</sub> = 487 V, and (e) L<sub>g</sub> = 20  $\mu$ m at V<sub>G</sub> = -4 V and V<sub>D</sub> = 470 V.

D-mode operation when  $L_{ap}$  is greater than 21  $\mu$ m because of the wider current path in the aperture. Consequently,  $R_{on,sp}$ becomes smaller with increasing  $L_{ap}$ , and the value of  $R_{on,sp}$ decreases from 48.6 m $\Omega \cdot cm^2$  at  $L_{ap} = 18 \ \mu$ m to 24.1 m $\Omega \cdot cm^2$ at  $L_{ap} = 25 \ \mu$ m as shown in Figure 11 (b). The influence of  $L_{ap}$  on BV is shown in Figure 11 (c). The BV keeps a value of 488 V from  $L_{ap} = 18 \ \mu$ m to  $L_{ap} = 24 \ \mu$ m and drops to 473 V at  $L_{ap} = 25 \ \mu$ m because the electric field at the trench bottom corner increases from 0.8 MV/cm to 1.7 MV/cm as shown in Figure 11 (d) and (e) respectively. Based on the simulation results,  $L_{ap}$  from 18  $\mu$ m to 21  $\mu$ m can be considered for the design of E-mode operation for the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm and  $L_g = 25 \ \mu$ m.

#### D. EFFECT OF TRENCH GATE LENGTH

The effect of the length of the trench gate on the DC performance of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm and  $L_{ap} = 20 \ \mu m$  is shown in Figure 12. When  $L_g$  increases from 20  $\ \mu m$  to 27  $\ \mu m$ ,  $L_{go}$  increases from 0  $\ \mu m$  to 3.5  $\ \mu m$ . The threshold voltage of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET has a small dependence on  $L_g$  in the range of 21  $\ \mu m$  to 27  $\ \mu m$ as shown in Figure 12 (a), and the transistor keeps in E-mode operation. At  $L_g = 20 \ \mu m$  or  $L_{go} = 0 \ \mu m$ , the gate-CBL overlap decreases to zero resulting in a wider current path



**IEEE**Access

FIGURE 13. (a) Transfer characteristics, (b)  $R_{on,sp}$  and (c) BV at different  $N_{drift}$ . Electric field distribution above the aperture for (d)  $N_{drift} = 5 \times 10^{14}$  cm<sup>-3</sup> at  $V_G = 1$  V and  $V_D = 540$  V, and (e)  $N_{drift} = 1 \times 10^{17}$  cm<sup>-3</sup> at  $V_G = -11$  V and  $V_D = 95$  V. Electric field distribution at the trench gate bottom corner for (f)  $N_{drift} = 5 \times 10^{14}$  cm<sup>-3</sup> at  $V_G = 1$  V and  $V_D = 540$  V, and (g)  $N_{drift} = 1 \times 10^{17}$  cm<sup>-3</sup> at  $V_G = -11$  V and  $V_D = 540$  V, and (g)

similar to the case in subsection *C*, and the transistor operates in D-mode for this gate length. Accordingly,  $R_{on,sp}$  turns larger with increasing Lg, and the value of  $R_{on,sp}$  raises from 25.5 m $\Omega \cdot cm^2$  at Lg = 20  $\mu$ m to 47.9 m $\Omega \cdot cm^2$  at Lg = 27  $\mu$ m as shown in Figure 12 (b). The BV shown in Figure 12 (c) exhibits less dependence on Lg in the range of 21  $\mu$ m to 27  $\mu$ m with BV = 488 V. At Lg = 20  $\mu$ m, the BV drops to 475 V since the electric field at the trench bottom corner increases from 0.8 MV/cm at Lg = 21  $\mu$ m to 2 MV/cm at Lg = 20  $\mu$ m as shown in Figure 12 (d) and (e) respectively. Based on the above results, Lg from 21  $\mu$ m to 27  $\mu$ m can be considered for the design of E-mode operation for the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm and L<sub>ap</sub> = 20  $\mu$ m.

#### E. EFFECT OF DOPING CONCENTRATION OF DRIFT LAYER

The influence of the drift layer doping concentration (N<sub>drift</sub>) on the transfer characteristics is investigated and presented in Figure 13 (a) for the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm and the thickness of drift layer (T<sub>drift</sub>) of 4.2  $\mu$ m,



**FIGURE 14.** (a) Transfer characteristics, (b)  $R_{on,sp}$  and (c) BV at different  $T_{driff}$ . Electric field distribution for (d)  $T_{driff} = 2.2 \ \mu m$  at  $V_G = 0 \ V$  and  $V_D = 295 \ V$ , and (e)  $T_{driff} = 9.2 \ \mu m$  at  $V_G = 0 \ V$  and  $V_D = 720 \ V$ .

the threshold voltage decreases as Ndrift increases, and maintains positive with  $N_{drift} < 1 \times 10^{16} \text{ cm}^{-3}$  for an E-mode operation.  $R_{on,sp}$  drops from 177.3 m $\Omega \cdot \text{cm}^2$  to 24.5 m $\Omega \cdot \text{cm}^2$ as N<sub>drift</sub> increases from  $5 \times 10^{14}$  cm<sup>-3</sup> to  $1 \times 10^{17}$  cm<sup>-3</sup> as illustrated in Figure 13 (b) since the drain current increases. For power devices, Ndrift and Tdrift are important design parameters for breakdown voltage. The influence of Ndrift on BV shown in Figure 13 (c) is expected. BV decreases as Ndrift increases, which is similar to the case for Si, SiC [37] and GaN [38]. For the transistor with  $N_{drift} = 5 \times 10^{14} \text{ cm}^{-3}$ , the electric field at  $V_G = 1$  V and  $V_D = 540$  V above the current aperture is 1.6 MV/cm and 1.5 MV/cm in Al<sub>2</sub>O<sub>3</sub> and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> as shown in Figure 13 (d), and 0.6 MV/cm at the trench bottom corner as shown in Figure 13 (f). At  $N_{drift} =$  $1\times 10^{17}~\text{cm}^{-3},$  the electric field at  $V_G=-11~V$  and  $V_D=$ 95 V above the current aperture is 2.4 MV/cm and 2.2 MV/cm in Al<sub>2</sub>O<sub>3</sub> and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> as shown in Figure 13 (e), and 2.8 MV/cm at the trench bottom corner as shown in Figure 13 (g), which causes the lower breakdown voltage.

# F. EFFECT OF THICKNESS OF DRIFT LAYER

The dependence of  $T_{drift}$  on DC performance and BV of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm and



**FIGURE 15.** (a) Output and (b) transfer characteristics of trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm at different temperatures.

 $N_{drift} = 8 \times 10^{15} \text{ cm}^{-3}$  is analyzed in this subsection. As  $T_{drift}$ increases, the threshold voltage shown in Figure 14 (a) is maintained at 0.74 V, and Ron, sp illustrated in Figure 14 (b) fluctuates around 42 m $\Omega \cdot cm^2$ . As shown in Figure 14 (c), with  $T_{drift}$  increasing from 2.2  $\mu$ m to 9.2  $\mu$ m, BV is improved from 296 V to 721 V. The  $R_{on.sp}$  at  $T_{drift} = 9.2 \ \mu m$ is 43.5 m $\Omega$ ·cm<sup>2</sup>, only 1 m $\Omega$ ·cm<sup>2</sup> higher than the R<sub>on.sp</sub>of 42.5 m $\Omega \cdot \text{cm}^2$  at T<sub>drift</sub> = 4.2  $\mu$ m discussed in subsection A. The trench gate structure in the current aperture MOSFET contributes to the low Ron,sp without increasing as the BV does. At  $T_{drift} = 8.2 \ \mu m$ , the transistor achieves the BV of 702 V and  $R_{on,sp}$  of 44 m $\Omega$ ·cm<sup>2</sup>, surpassing the BV of 263 V and  $R_{on,sp}$  of 135 m $\Omega \cdot cm^2$  with the same drift layer thickness reported in the E-mode planar gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET [24]. The electric field distribution for  $T_{drift} =$ 2.2  $\mu$ m at V<sub>G</sub> = 0 V and V<sub>D</sub> = 295 V and T<sub>drift</sub> = 9.2  $\mu$ m at  $V_G = 0$  V and  $V_D = 720$  V are presented in Figure 14 (d) and (e), respectively. The growth of the thickness of the drift layer increases the depletion width, causing an increase in the breakdown voltage [37].

# G. EFFECT OF TEMPETURE

 $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is a significant semiconductor material for high-temperature electronics. A low intrinsic carrier concentration



**FIGURE 16.** Lattice temperature distribution at (a) T = 300 K and (b) T = 600 K in the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm at V<sub>G</sub> = 5 V and V<sub>D</sub> = 20 V.



FIGURE 17. (a) Electron mobility and (b) electron density distribution at T=300 K, 400 K, 500 K and 600 K.

in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> at high temperatures sustains the modulation capability of transistors. The temperature-dependent performance of the proposed trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET is investigated in this subsection. The low thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is in the range of 11–27 W/mK at room temperature [39], [40]. In this work, 14.7 W/mK in the direction [001] was used, and at high temperatures, the thermal conductivity follows a ~ 1/T relationship [39]. Figure 15 illustrates the output and transfer characteristics of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm at different temperatures. At V<sub>G</sub> = 5 V and V<sub>D</sub> = 20 V, the simulation results with the thermal conductivity used in the thermodynamic model are the same as those without considering the effect of thermal exchange, because the temperature-dependent electron mobility model works dominantly, and the maximum lattice temperatures in the device caused by self-heating at  $V_D$  = 20 V are only three degrees higher than the minimum ones both for T = 300 K and T = 600 K as shown in Figure 16. The maximum temperatures exist at the edge of the CBLs owing to the electric field spreading through the structure. When the temperature increases, the drain current decreases due to the reduced electron mobility displayed in the color contour of Figure 17 (a). At the elevated temperature, the increased phonon concentration results in increased carrier scattering, which lowers electron mobility. Consequently, the electron density slightly increases at the high temperature as shown in Figure 17 (b), and  $R_{on,sp}$  increases from 42.5 m $\Omega \cdot cm^2$  at T = 300 K to 94.7 m $\Omega \cdot \text{cm}^2$  at T = 600 K. The threshold voltage shown in Figure 15 (b) slightly decreases from 0.74 V at T = 300 K to 0.65 V at T = 400 K, and the device keeps E-mode operation at T = 500 K with  $V_T = 0.42$  V. At T = 600 K, the transistor goes into D-mode operation with  $V_T = -0.09$  V.

# **V. CONCLUSION**

Trench Gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> current aperture vertical power MOS-FETs were designed and investigated using Sentaurus TCAD simulation in this article. The effect of different device parameters, such as trench gate depth, channel doping concentration, and drift layer doping concentration and thickness, on the DC performance of the transistors were presented and analyzed to provide more design space for the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET. The transistor with Gr = 130 nm obtains a BV of 488 V, an on-current density I<sub>D</sub> of 65 A/cm<sup>2</sup>, a  $R_{on,sp}$  of 42.5  $m\Omega{\cdot}cm^2,$  a high  $I_{on}/I_{off}$  of 10^8, and a  $V_T$ of 0.74 V for an E-mode operation. With T<sub>drift</sub> increasing to 9.2  $\mu$ m, BV is improved to 721 V, R<sub>on,sp</sub> is 43.5 m $\Omega$ ·cm<sup>2</sup>, only 1 m $\Omega$ ·cm<sup>2</sup> higher than the R<sub>on,sp</sub>at T<sub>drift</sub> = 4.2  $\mu$ m, and the transfer characteristic keeps the same. The thermal performance of the trench gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Gr = 130 nm was investigated, and the transistor still works in E-mode operation at T = 500 K. The trench gate technique was proved effective in implementing E-mode operation in the vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power MOSFET, and the performance of the transistors shows its potential as a high voltage power switching device.

#### REFERENCES

- [1] M. Higashiwaki, K. Sasaki, H. Murakami, Y. Kumagai, A. Koukitu, A. Kuramata, T. Masui, and S. Yamakoshi, "Recent progress in Ga<sub>2</sub>O<sub>3</sub> power devices," *Semiconductor Sci. Technol.*, vol. 31, no. 3, Mar. 2016, Art. no. 034001, doi: 10.1088/0268-1242/31/3/034001.
- [2] S. J. Pearton, J. Yang, P. H. Cary, F. Ren, J. Kim, M. J. Tadjer, and M. A. Mastro, "A review of Ga<sub>2</sub>O<sub>3</sub> materials, processing, and devices," *Appl. Phys. Rev.*, vol. 5, no. 1, Mar. 2018, Art. no. 011301, doi: 10.1063/1.5006941.
- [3] M. A. Mastro, A. Kuramata, J. Calkins, J. Kim, F. Ren, and S. J. Pearton, "Perspective—Opportunities and future directions for Ga<sub>2</sub>O<sub>3</sub>," *ECS J. Solid State Sci. Technol.*, vol. 6, no. 5, pp. 356–359, 2017, doi: 10.1149/2.0031707jss.

- [4] A. E. Islam, N. P. Sepelak, K. J. Liddy, R. Kahler, J. Williams, D. M. Dryden, A. J. Green, and K. D. Chabak, "High temperature operation of beta-Ga<sub>2</sub>O<sub>3</sub> transistors," *IMAPSource Proc.*, vol. 2022, pp. 000059–000062, Nov. 2023, doi: 10.4071/001c.89942.
- [5] G. Jessen, K. Chabak, A. Green, J. McCandless, S. Tetlak, K. Leedy, R. Fitch, S. Mou, E. Heller, S. Badescu, A. Crespo, and N. Moser, "Toward realization of Ga<sub>2</sub>O<sub>3</sub> for power electronics applications," in *Proc. 75th Annu. Device Res. Conf. (DRC)*, South Bend, IN, USA, Jun. 2017, pp. 1–2, doi: 10.1109/DRC.2017.7999397.
- [6] M. Higashiwaki, "β-Ga<sub>2</sub>O<sub>3</sub> material properties, growth technologies, and devices: A review," AAPPS Bull., vol. 32, no. 1, p. 3, Jan. 2022, doi: 10.1007/s43673-021-00033-0.
- [7] J. B. Varley, A. Janotti, C. Franchini, and C. G. Van de Walle, "Role of self-trapping in luminescence andp-type conductivity of wide-bandgap oxides," *Phys. Rev. B, Condens. Matter*, vol. 85, no. 8, Feb. 2012, Art. no. 081109, doi: 10.1103/physrevb.85.081109.
- [8] H. von Wenckstern, "Group-III sesquioxides: Growth, physical properties and devices," Adv. Electron. Mater., vol. 3, no. 9, Sep. 2017, Art. no. 1600350, doi: 10.1002/aelm.201600350.
- [9] H. Zhang, L. Yuan, X. Tang, J. Hu, J. Sun, Y. Zhang, Y. Zhang, and R. Jia, "Progress of ultra-wide bandgap Ga<sub>2</sub>O<sub>3</sub> semiconductor materials in power MOSFETs," *IEEE Trans. Power Electron.*, vol. 35, no. 5, pp. 5157–5179, May 2020, doi: 10.1109/TPEL.2019.2946367.
- [10] H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Yang, and P. D. Ye, "High-performance depletion/enhancement-ode β-Ga<sub>2</sub>O<sub>3</sub> on insulator (GOOI) field-effect transistors with record drain currents of 600/450 mA/mm," *IEEE Electron Device Lett.*, vol. 38, no. 1, pp. 103–106, Jan. 2017, doi: 10.1109/LED.2016.2635579.
- [11] H. Zhou, K. Maize, G. Qiu, A. Shakouri, and P. D. Ye, "β-Ga<sub>2</sub>O<sub>3</sub> on insulator field-effect transistors with drain currents exceeding 1.5 A/mm and their self-heating effect," *Appl. Phys. Lett.*, vol. 111, no. 9, Aug. 2017, Art. no. 092102, doi: 10.1063/1.5000735.
- [12] H. Zhou, K. Maize, J. Noh, A. Shakouri, and P. D. Ye, "Thermodynamic studies of β-Ga<sub>2</sub>O<sub>3</sub> nanomembrane field-effect transistors on a sapphire substrate," ACS Omega, vol. 2, no. 11, pp. 7723–7729, Nov. 2017, doi: 10.1021/acsomega.7b01313.
- [13] H. Dong, S. Long, H. Sun, X. Zhao, Q. He, Y. Qin, G. Jian, X. Zhou, Y. Yu, W. Guo, W. Xiong, W. Hao, Y. Zhang, H. Xue, X. Xiang, Z. Yu, H. Lv, Q. Liu, and M. Liu, "Fast switching  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power MOSFET with a trench-gate structure," *IEEE Electron Device Lett.*, vol. 40, no. 9, pp. 1385–1388, Sep. 2019, doi: 10.1109/LED.2019. 2926202.
- [14] H. Y. Wong, N. Braga, R. V. Mickevicius, and F. Ding, "Normally-OFF dual-gate Ga<sub>2</sub>O<sub>3</sub> planar MOSFET and FinFET with high I<sub>ON</sub> and BV," in *Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2018, pp. 379–382, doi: 10.1109/ISPSD.2018. 8393682.
- [15] K. D. Chabak, J. P. McCandless, N. A. Moser, A. J. Green, K. Mahalingam, A. Crespo, N. Hendricks, B. M. Howe, S. E. Tetlak, K. Leedy, R. C. Fitch, D. Wakimoto, K. Sasaki, A. Kuramata, and G. H. Jessen, "Recessed-gate enhancement-mode β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Lett.*, vol. 39, no. 1, pp. 67–70, Jan. 2018, doi: 10.1109/LED.2017. 2779867.
- [16] X. Chen, F. Li, and H. L. Hess, "Trench gate β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs: A review," *Eng. Res. Exp.*, vol. 5, no. 1, Mar. 2023, Art. no. 012004, doi: 10.1088/2631-8695/acc00c.
- [17] I. Ben-Yaacov, Y.-K. Seck, U. K. Mishra, and S. P. DenBaars, "AlGaN/GaN current aperture vertical electron transistors with regrown channels," *J. Appl. Phys.*, vol. 95, no. 4, pp. 2073–2078, Feb. 2004, doi: 10.1063/1.1641520.
- [18] S. Chowdhury, B. L. Swenson, M. H. Wong, and U. K. Mishra, "Current status and scope of gallium nitride-based vertical transistors for high-power electronics application," *Semiconductor Sci. Technol.*, vol. 28, no. 7, Jul. 2013, Art. no. 074014, doi: 10.1088/0268-1242/28/ 7/074014.
- [19] S. Chowdhury, M. H. Wong, B. L. Swenson, and U. K. Mishra, "CAVET on bulk GaN substrates achieved with MBE-regrown AlGaN/GaN layers to suppress dispersion," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 41–43, Jan. 2012, doi: 10.1109/LED.2011.2173456.
- [20] S. Chowdhury, B. L. Swenson, and U. K. Mishra, "Enhancement and depletion mode AlGaN/GaN CAVET with Mg-ion-implanted GaN as current blocking layer," *IEEE Electron Device Lett.*, vol. 29, no. 6, pp. 543–545, Jun. 2008, doi: 10.1109/LED.2008.922982.

- [21] K. Sasaki, M. Higashiwaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Siion implantation doping in β-Ga<sub>2</sub>O<sub>3</sub> and its application to fabrication of low-resistance ohmic contacts," *Appl. Phys. Exp.*, vol. 6, no. 8, Aug. 2013, Art. no. 086502, doi: 10.7567/apex.6.086502.
- [22] M. H. Wong, C.-H. Lin, A. Kuramata, S. Yamakoshi, H. Murakami, Y. Kumagai, and M. Higashiwaki, "Acceptor doping of β-Ga<sub>2</sub>O<sub>3</sub> by Mg and N ion implantations," *Appl. Phys. Lett.*, vol. 113, no. 10, Sep. 2018, Art. no. 102103, doi: 10.1063/1.5050040.
- [23] M. H. Wong, K. Goto, H. Murakami, Y. Kumagai, and M. Higashiwaki, "Current aperture vertical β-Ga<sub>2</sub>O<sub>3</sub> MOSFETs fabricated by N- and Siion implantation doping," *IEEE Electron Device Lett.*, vol. 40, no. 3, pp. 431–434, Mar. 2019, doi: 10.1109/LED.2018.2884542.
- [24] M. H. Wong, H. Murakami, Y. Kumagai, and M. Higashiwaki, "Enhancement-mode β-Ga<sub>2</sub>O<sub>3</sub> current aperture vertical MOSFETs with N-ion-implanted blocker," *IEEE Electron Device Lett.*, vol. 41, no. 2, pp. 296–299, Feb. 2020, doi: 10.1109/LED.2019.2962657.
- [25] K. Sasaki, Q. T. Thieu, D. Wakimoto, Y. Koishikawa, A. Kuramata, and S. Yamakoshi, "Depletion-mode vertical Ga<sub>2</sub>O<sub>3</sub> trench MOSFETs fabricated using Ga<sub>2</sub>O<sub>3</sub> homoepitaxial films grown by halide vapor phase epitaxy," *Appl. Phys. Exp.*, vol. 10, no. 12, Dec. 2017, Art. no. 124201, doi: 10.7567/apex.10.124201.
- [26] A. Parisini and R. Fornari, "Analysis of the scattering mechanisms controlling electron mobility in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> crystals," *Semicond. Sci. Technol.*, vol. 31, no. 3, Mar. 2016, Art. no. 035023, doi: 10.1088/0268-1242/31/3/035023.
- [27] Y. Kang, K. Krishnaswamy, H. Peelaers, and C. G. Van de Walle, "Fundamental limits on the electron mobility of β-Ga<sub>2</sub>O<sub>3</sub>," J. Phys., Condens. Matter, vol. 29, no. 23, Jun. 2017, Art. no. 234001, doi: 10.1088/1361-648x/aa6f66.
- [28] N. D. Arora, J. R. Hauser, and D. J. Roulston, "Electron and hole mobilities in silicon as a function of concentration and temperature," *IEEE Trans. Electron Devices*, vol. ED-29, no. 2, pp. 292–295, Feb. 1982, doi: 10.1109/t-ed.1982.20698.
- [29] J. Park and S.-M. Hong, "Simulation study of enhancement mode multigate vertical gallium oxide MOSFETs," *ECS J. Solid State Sci. Technol.*, vol. 8, no. 7, pp. 3116–3121, 2019, doi: 10.1149/2.0181907jss.
- [30] N. Ma, N. Tanen, A. Verma, Z. Guo, T. Luo, H. Xing, and D. Jena, "Intrinsic electron mobility limits in β-Ga<sub>2</sub>O<sub>3</sub>," *Appl. Phys. Lett.*, vol. 109, no. 21, Nov. 2016, Art. no. 212101, doi: 10.1063/1.4968550.
- [31] K. Ghosh and U. Singisetti, "Ab initio velocity-field curves in monoclinic β-Ga<sub>2</sub>O<sub>3</sub>," J. Appl. Phys., vol. 122, no. 3, Jul. 2017, Art. no. 035702, doi: 10.1063/1.4986174.
- [32] Y. Zhang, Z. Xia, J. Mcglone, W. Sun, C. Joishi, A. R. Arehart, S. A. Ringel, and S. Rajan, "Evaluation of low-temperature saturation velocity in β-(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> modulation-doped field-effect transistors," *IEEE Trans. Electron Devices*, vol. 66, no. 3, pp. 1574–1578, Mar. 2019, doi: 10.1109/TED.2018.2889573.
- [33] D. M. Caughey and R. E. Thomas, "Carrier mobilities in silicon empirically related to doping and field," *Proc. IEEE*, vol. 55, no. 12, pp. 2192–2193, 1967, doi: 10.1109/proc.1967.6123.
- [34] K. Ghosh and U. Singisetti, "Impact ionization in β-Ga<sub>2</sub>O<sub>3</sub>," J. Appl. Phys., vol. 124, no. 8, Aug. 2018, Art. no. 085707, doi: 10.1063/1.5034120.
- [35] Y. Liu, S. Wei, C. Shan, M. Zhao, S.-Y. Lien, and M.-K. Lee, "Compositions and properties of high-conductivity nitrogen-doped p-type β-Ga<sub>2</sub>O<sub>3</sub> films prepared by the thermal oxidation of GaN in N<sub>2</sub>O ambient," *J. Mater. Res. Technol.*, vol. 21, pp. 3113–3128, Nov. 2022, doi: 10.1016/j.jmrt.2022.10.110.
- [36] TCAD Sentaurus Tutorial R-2020.09-SP1, Synopsys, Sunnyvale, CA, USA, Sep. 2020.
- [37] B. J. Baliga, Fundamentals of Power Semiconductor Devices. Boston, MA, USA: Springer, 2008, doi: 10.1007/978-0-387-47314-7.
- [38] E. Brusaterra, E. Bahat Treidel, F. Brunner, M. Wolf, A. Thies, J. Würfl, and O. Hilt, "Optimization of vertical GaN drift region layers for avalanche and punch-through pn-diodes," *IEEE Electron Device Lett.*, vol. 44, no. 3, pp. 388–391, Mar. 2023, doi: 10.1109/LED.2023. 3234101.
- [39] Z. Guo, A. Verma, X. Wu, F. Sun, A. Hickman, T. Masui, A. Kuramata, M. Higashiwaki, D. Jena, and T. Luo, "Anisotropic thermal conductivity in single crystal β-gallium oxide," *Appl. Phys. Lett.*, vol. 106, no. 11, Mar. 2015, Art. no. 111909, doi: 10.1063/1.4916078.
- [40] M. D. Santia, N. Tandon, and J. D. Albrecht, "Lattice thermal conductivity in β-Ga<sub>2</sub>O<sub>3</sub> from first principles," *Appl. Phys. Lett.*, vol. 107, no. 4, Jul. 2015, Art. no. 041907, doi: 10.1063/1.4927742.



**XIAOQING CHEN** received the B.S. degree in electrical engineering from Beijing Jiaotong University and the M.S. degree in electrical engineering from Beijing University of Posts and Telecommunications. She is currently pursuing the Ph.D. degree in electrical engineering with the University of Idaho. Her research interests include semiconductor devices and power electronics.



**HERBERT HESS** (Life Senior Member, IEEE) received the Ph.D. degree in electrical engineering from the University of Wisconsin–Madison, Madison, in 1993. Since 1993, he has been with the University of Idaho, Moscow, ID, USA, where he is currently a Professor of electrical engineering. He has written more than 80 papers on the subjects of power electronics and engineering education. His research interests include electronic power converters, great and small, their design, control,

and interface, their application to electronic loads and motion control, and their effects upon their energy supply systems. He was a recipient of the IEEE Power Electronics Society Prize Paper, in 2000.

....



**FENG LI** (Senior Member, IEEE) received the Ph.D. degree in electrical engineering from the University of Wisconsin–Milwaukee, Milwaukee, WI, USA, in 2012.

He was with the Nano and Micro Integrated Systems Center, Duke University, Durham, NC, USA, and the Nanofabrication Center, The University of Texas at Arlington, Arlington, TX, USA. In 2014, he joined the University of Idaho, Moscow, ID, USA, as an Assistant Professor of electrical and

computer engineering and was promoted to an Associate Professor in 2020. In 2022, he was named the Micron Endowed Professor in Microelectronics and the Director of the Next Generation of Microelectronics Research Center, University of Idaho, in 2023. His research interests include 3D IC integration and packaging, silicon, and compound semiconductor devices and integrated circuits, and micro/nanofabrication.