

Received 19 January 2024, accepted 20 February 2024, date of publication 1 March 2024, date of current version 7 March 2024. *Digital Object Identifier 10.1109/ACCESS.2024.3372403*

RESEARCH ARTICLE

Non-Destructive Calibration Scheme for Online Monitoring Device of Metal Oxide Arrester

XIN[G](https://orcid.org/0009-0001-4826-3606)ANG WANG¹, WENJUAN DONG¹, YANG DING¹, AND CHUNWEI SONG^{@2}, (Member, IEEE)

¹ Electric Power Research Institute, State Grid Xinjiang Electric Power Company, Ürümqi 830000, China ²College of Modern Science and Technology, China Jiliang University, Yiwu 310027, China

Corresponding author: Chunwei Song (chunwei@cjlu.edu.cn)

This research was supported by Zhejiang Provincial Natural Science Foundation of China under Grant No. LY22E070008.

ABSTRACT The reliability of online monitoring device for metal oxide arrester (MOA) is the prerequisite for ensuring the MOA normal operation. For online monitoring device, this paper proposes the non-destructive calibration scheme which can improve maintenance efficiency. The on-site calibration device consists of current source, ammeter, micro-current detector and control unit. There are two key technologies involved in the on-site calibration device, the one is the phase locked loop (PLL) for current source, the other is the high precision current detection for ammeter and micro-current detector. The proposed PLL of the reference voltage can generate low delay orthogonal signals and eliminate the second harmonic disturbances caused by the crystal oscillator error of microcontroller unit (MCU). The experimental results show the effectiveness of the proposed calibration scheme.

INDEX TERMS Arrester, on-line monitoring, non-destructive calibration, phase locked loop, current detection.

I. INTRODUCTION

The metal oxide arrester (MOA) is an important device in the power system to protect other equipments from overvoltage hazards [\[1\],](#page-6-0) [\[2\],](#page-6-1) [\[3\]. Th](#page-6-2)e operation status of MOA directly affects the safety of the power system. Under continuous operation of MOA without time gap, the leakage current caused by bus voltage leads to aging of MOA [\[4\],](#page-6-3) [\[5\]. In](#page-6-4) addition, the deterioration of MOA can be caused by factors such as dampness, uneven potential distribution, surface pollution current, overvoltage, etc [\[6\],](#page-6-5) [\[7\]. In](#page-6-6) order to monitor the operational status of MOA, the online monitoring device is installed. The number of overvoltage actions and leakage current are recorded through the online monitoring device [\[8\],](#page-6-7) [\[9\].](#page-6-8)

In recent years, the current indication faults in online monitoring devices have been frequently discovered. Due to poor sealing of the online monitoring device for MOA, the current detection circuit may be affected by moisture. The corrosion of internal components in the circuit results in inaccurate current detection. The traditional maintenance

The associate editor coordinating [the](https://orcid.org/0000-0001-7084-2439) review of this manuscript and approving it for publication was Bo Pu^D.

of online monitoring devices for MOA is usually carried out under offline conditions. During the dismantling process, it is necessary to consider the existing safety factors and the required maintenance force. Therefore, it is meaningful to verify the online monitoring device of MOA on site.

In order to verify the online monitoring device of MOA on site, the premise is that arbitrary current based on the single-phase AC working voltage of the substation can be obtained. Due to the presence of nonlinear loads such as induction cookers, variable frequency air conditioners, uncontrolled rectifiers, etc. in the substation load, there are harmonic and DC components in the working voltage waveform $[10]$, $[11]$, $[12]$. How to successfully detect the phase of single-phase AC voltage is one of the key issues. The phase can be obtained by detecting the zero crossing point of the AC voltage. Although this method is simple to implement, its disadvantage is poor anti-interference ability. The fluctuation or distortion of AC voltage can cause zero crossing offset. And owing to the noise in the digital signal of voltage measurement, the multiple zeros appear in the judg-ment results [\[13\],](#page-6-12) [\[14\],](#page-6-13) [\[15\]. F](#page-6-14)or the single-phase power grid system, the voltage phase detection can be achieved using the phase locked loop (PLL) method based on a stationary

coordinate system or a synchronous coordinate system. The phase discriminator of single-phase PLL based on stationary coordinate system adopts the multiplier, which outputs a second harmonic component [\[16\]. T](#page-7-0)o obtain correct frequency and phase information, the bandwidth must be very narrow, resulting in low dynamic performance and inability to achieve amplitude information. The single-phase PLL based on synchronous coordinate system constructs two orthogonal virtual reference signals based on the input signal, and then solves the amplitude and phase information of the input signal through relevant algorithms [\[17\],](#page-7-1) [\[18\],](#page-7-2) [\[19\]. D](#page-7-3)ue to the fact that the output signal of the Park transform in steady-state is a DC component, the bandwidth of the low-pass filter can be large. Compared with PLL based on the stationary coordinate system, this method has the advantage of good dynamic performance. However, the key is how to obtain the orthogonal virtual components required for Park transform from the input AC signal. Delaying the input signal by a quarter of fundamental period can generate the orthogonal virtual signals. Although the signal delay is simple to implement, the output signals is no longer orthogonal when the grid frequency deviates from its rated value [\[20\],](#page-7-4) [\[21\].](#page-7-5) The second-order generalized integrator filters the real-time sampled power grid voltage and generates orthogonal signals in the literatures [\[22\],](#page-7-6) [\[23\],](#page-7-7) [\[24\]. T](#page-7-8)he orthogonal voltage vectors in the stationary coordinate system are constructed based on the finite impulse response digital filter with linear phase shift characteristic [\[25\]. D](#page-7-9)rawing on the principle of digital phase-locked loop based on the coordinate transformation for three-phase grid connected systems, the control of single-phase phase-locked loop is achieved [\[22\],](#page-7-6) [\[23\],](#page-7-7) [\[24\],](#page-7-8) [\[25\]. T](#page-7-9)he virtual orthogonal signals constructed by the single-phase PLL with good steady-state performance proposed in the literature [\[22\],](#page-7-6) [\[23\],](#page-7-7) [\[24\],](#page-7-8) [\[25\]](#page-7-9) have a delay of more than a quarter of fundamental period. The signal delay has adverse effects on the dynamic performance of PLL. In addition, as a result of the phase error between orthogonal voltage vectors, the Park transform outputs the second harmonic component which is not conducive to accurate phase detection. The low-pass filter with the low cut-off frequency can filter out the second harmonic component, but the adjustment time of the PLL will become longer.

The structure and principle of non-destructive calibration device are proposed in the section $\mathbf I$ for the online monitoring device of MOA. In the section [III,](#page-2-0) The single-phase PLL method for the current source is introduced in detail. The current detection scheme for ammeter or micro-current probe is proposed in the section IV . Finally, the effectiveness of the calibration scheme was verified based on the experimental results.

II. PRINCIPLE OF ON-SITE CALIBRATION

The task of the online monitoring device for MOA is to detect the amplitude and phase of the leakage current. The on-site calibration device is used to evaluate the detection accuracy of the online monitoring device. As shown in Fig. [1,](#page-1-1) the

FIGURE 1. Simplified diagram of on-site calibration device for online monitoring device of MOA.

TABLE 1. Absolute error requirements for calibration passing.

Parameters	Values range	Absolute error requirements
Amplitude	$1mA \sim 20mA$	Standard measurement
		value \times 0.6%+1 μ A
Phase angle	$0 \sim 360^{\circ}$	າ∘

on-site calibration device consists of current source, ammeter, micro-current detector and control unit. The current source, ammeter and micro-current detector work independently. The control unit sends the reference signal for current source and reads the output signals of the ammeter and micro current detector.

The on-site calibration device detects the phase based on the 220V AC supply voltage. Compared to the reference, the phase angle of the high-voltage AC bus is θ . The micro current detector obtains the superimposed current of the current source and the leakage current of MOA. The mutual calibration between the current source and the ammeter is to ensure that the current source works properly. By detecting the output current of the current source, the online monitoring device can be verified for normal operation. If the results meet the absolute error requirements shown in Tab. [1,](#page-1-2) the calibration is passed. In addition, it is necessary to meet the repeatability measurement test. The relative standard deviation (RSD) of the current fundamental peak should be less than 2%. RSD can be calculated according to

$$
RDS = \sqrt{\frac{\sum_{i=1}^{n} (B_i - \overline{B})^2}{n-1} \cdot \frac{1}{\overline{B}} \cdot 100\%}
$$
 (1)

where *n* is the number of measurements, *i* is the measurement serial number, B_i is the *i*-th measurement result, and *B* is the arithmetic mean of *n* measurement results.

On the basis of standard DL/T1432.3-2016 formulated by State Grid of China, 0.001A, 0.002A, 0.003 A, 0.005A, 0.01A, and 0.02A should be selected as the amplitude I_m of check point current.

Before starting the calibration, it is necessary to compensate for the leakage current of MOA in its initial state. When the output signal of the micro-current detector is close to

IEEE Access

FIGURE 2. Process of determining the amplitude I_q and phase φ_q of compensation current.

zero, the compensation is considered successful. Fig. [2](#page-2-1) shows the process of determining the amplitude I_q and phase φ_q of compensation current. The current source generates the current signal I_q sin(100πt+ φ_q^* 2π/360)+ I_m sin[100πt+(90[°] + θ) $*2\pi/360^\circ$]. After several fundamental periods, based on the output signals of the online monitoring device, the control unit determines whether its absolute error and measurement repeatability test meet the requirements. The calibration

FIGURE 3. Calibration process of the on-site calibration device for each test current.

process of the on-site calibration device for each test current is shown in Fig. [3.](#page-2-2)

III. PHASE LOCKED LOOP OF THE REFERENCE VOLTAGE

The 220V AC supply voltage is selected as the reference for the phase angle calculation of high-voltage AC bus and the output current of current source. The priority of on-site calibration device is to successfully lock the reference voltage phase. As shown in Fig. [4,](#page-3-1) the reference voltage vector U_g is decomposed into two orthogonal vectors V_α and V_β with the same amplitude in $\alpha\beta$ stationary coordinate system. Ψ is the angle between the vector U_g and α axis. V_α and V_β can be calculated as

$$
\begin{bmatrix} V_{\alpha} \\ V_{\beta} \end{bmatrix} = U_g \begin{bmatrix} \cos \psi \\ \sin \psi \end{bmatrix}
$$
 (2)

FIGURE 4. Relationship among the vectors among U_q , V_α , V_β , V_d and *V*q.

By Park transformation, V_d and V_q can be expressed as

$$
\begin{bmatrix} V_d \\ V_q \end{bmatrix} = \begin{bmatrix} V_\alpha & V_\beta \end{bmatrix} \begin{bmatrix} \cos \hat{\psi} & \sin \hat{\psi} \\ -\sin \hat{\psi} & \cos \hat{\psi} \end{bmatrix}
$$

$$
= \begin{bmatrix} U_g \cos(\psi - \hat{\psi}) \\ U_g \sin(\psi - \hat{\psi}) \end{bmatrix}
$$
(3)

where $\hat{\psi}$ is the angle between *dq* rotation coordinate system and $\alpha\beta$ stationary coordinate system. When the vector U_g coincides with the *d* axis, Ψ keeps pace with $\hat{\psi}$ and the value of V_q is zero. V_q is selected as the control variable. When the steady-state value of V_q is zero, it can be considered that the phase is successfully locked.

A. ORTHOGONAL SIGNALS GENERATION METHOD WITH LOW DELAY

The signal $U_g \cos[\omega(t-\Delta d)]$ can be obtained by delaying the reference $U_g \cos(\omega t)$ which is selected as V_α for time of Δd . Then the signal $U_g \cos[\omega(t-\Delta d)]$ is expanded as follows:

$$
U_g \cos[\omega(t - \Delta d)] = U_g \cos(\omega t) \cos(\omega \Delta d)
$$

+
$$
U_g \sin(\omega t) \sin(\omega \Delta d)
$$
 (4)

According to [\(4\),](#page-3-2) it can be inferred that

$$
\frac{U_g \cos[\omega(t - \Delta d)]}{\sin(\omega \Delta d)} = \frac{U_g \cos(\omega t) \cos(\omega \Delta d)}{\sin(\omega \Delta d)} + U_g \sin(\omega t) \tag{5}
$$

Based on (5) , V_β can be calculated out as

$$
V_{\beta} = U_g \sin(\omega t) = \frac{U_g \cos[\omega(t - \Delta d)]}{\sin(\omega \Delta d)}
$$

$$
- \frac{U_g \cos(\omega t) \cos(\omega \Delta d)}{\sin(\omega \Delta d)} \tag{6}
$$

The generation block diagram for V_α and V_β is shown in Fig. [5.](#page-3-4)

FIGURE 5. Generation block diagram for V_α and V_β .

Due to the crystal oscillator error of MCU, the delay time cannot be accurately generated. The actual V_β can be expressed as $U_g \sin(\omega t + \Delta \delta)$ deviating by angle $\Delta \delta$ from the

ideal signal. Assuming that the output phase ψ has successfully followed the input phase Ψ in the initial state, the actual *V^q* can be derived as

$$
\overline{V_q} = -U_g \sin(\omega t) \cos(\omega t) \n+ U_g \cos(\omega t) \sin(\omega t) \cos \Delta \delta \n+ U_g \cos(\omega t)^2 \sin \Delta \delta
$$
\n(7)

As the value of $\Delta \delta$ is small, $\cos \Delta \delta \approx 1$ and $\sin \Delta \delta \approx 1$. [\(7\)](#page-3-5) can be transformed into

$$
\overline{V_q} = 0.5 \Delta \delta U_g + 0.5 \Delta \delta U_g \cos(2\omega t)
$$
 (8)

It can be seen from (8) that there is a second harmonic disturbance in the waveform of $\overline{V_q}$. The output phase $\hat{\psi}$ is inevitably affected.

B. PLL WITH SECOND HARMONIC DISTURBANCE **ELIMINATION**

Although the second-order harmonic disturbance can be suppressed by the low-pass filter, the dynamic performance is bound to deteriorate. The proposed method for eliminating second harmonic disturbances relies on derivative operations. *V^q* is processed as follows:

$$
\frac{1}{4\omega^2} \overline{V_q}'' = \frac{1}{4\omega^2} \frac{d^2 \overline{V_q}}{dt^2} = -0.5 \Delta \delta U_g \cos(2\omega t) \qquad (9)
$$

Adding [\(8\)](#page-3-6) and [\(9\)](#page-3-7) can eliminate the second-order harmonic disturbance. According to the proposed principle, the second harmonic disturbance elimination PLL is shown in Fig. [6.](#page-4-0)

IV. CURRENT DETECTION STRATEGY

The accuracy of current detection for current source and micro-current detector is another key factor. The current detection strategy combining the analog conversion circuit with AD converter is proposed below.

In order to ensure that the online monitoring device is not damaged, the open type current transformer selected as current sensor. Fig. [7](#page-4-1) shows the adopted analog conversion circuit. The secondary current i_s is generated by the decay of the detected primary current. By flowing through the sampling resistor r_s , i_s is converted into the voltage signal u_{s1} . u_{o2} is the voltage of analog conversion circuit output port which is connected to the input pin of AD converter. With

FIGURE 6. PLL with the second harmonic disturbance elimination.

FIGURE 7. Analog conversion circuit.

the help of DC bias voltage, the output voltage range of the analog conversion circuit can match the input voltage range of AD converter. In addition, the analog conversion circuit can filter out high-frequency components in the input voltage signal u_{s1} .

Ignoring the DC bias voltage, the two stage filters in the analog conversion circuit are analyzed below. For the first-stage active filter, the relationship between $-u_{o1}$ and u_{s1} can be expressed as

$$
-\dot{U}_{o1} = \dot{U}_{s1} \frac{1}{r_2} \frac{r_3 - j r_3^2 \omega C_1}{(r_3 \omega C_1)^2 + 1}
$$
 (10)

According to [\(10\),](#page-4-2) the deviation angular γ_1 and the cutoff frequency ω_{c1} can be calculated as

$$
\begin{cases}\n\gamma_1 = \arctan(r_3 \omega C_1) \\
\omega_{c1} = \frac{1}{2\pi r_3 C_1}\n\end{cases}
$$
\n(11)

Based on (11) , as r_3 or C_1 increases, the phase angle accuracy deteriorates and the detection range will become narrower. For the second-stage passive filter, the relationship between u_{o2} and u_{s2} can be expressed as

$$
\dot{U}_{o2} = \dot{U}_{s2} \frac{1 - j r_6 \omega C_2}{(r_6 \omega C_2)^2 + 1}
$$
 (12)

Then the deviation angular γ_2 and the cutoff frequency ω_{c2} can be derived as

$$
\begin{cases}\n\gamma_2 = \arctan(r_6 \omega C_2) \\
\omega_{c2} = \frac{1}{2\pi r_6 C_2}\n\end{cases}
$$
\n(13)

The impact of increasing r_6 or C_2 is similar to that of increasing r_3 or C_1 . Ideally, the relationship between the input

low-frequency current i_{s1} and the output voltage u_{o2} can be expressed as

$$
u_{o2} = -r_s \frac{r_3 r_5}{r_2 (r_4 + r_5)} i_s
$$

= $-r_e i_s$ (14)

where the equivalent sampling resistance r_e can be calculated out as

$$
r_{\rm e} = r_s \frac{r_3 r_5}{r_2 (r_4 + r_5)}\tag{15}
$$

When the measured current is zero, the digital zero drift detected by AD converter fluctuates within a specific range. If the resolution of AD converter is 12 bits and the maximum value of the input analog voltage is 3.3V, the current detection error *I^e* caused by digital zero drift can be calculated out as

$$
I_e = \frac{3.3 \text{ } \tau J}{4095 \text{ } r_e} \tag{16}
$$

where τ is the range width of the digital zero drift, and *J* is the ratio of current transformer. According to (16) , the accuracy of current detection can be improved by reducing the ratio of current transformer or increasing the equivalent sampling resistance.

When the hardware parameters are determined, reducing the range width of the digital zero drift is the only way to improve the accuracy of current detection. Tab. [2](#page-5-0) shows the impact of the second-stage passive filter on the digital zero drift range width. When the value of r_6 or C_2 increases to a certain limit, the zero drift range width no longer narrows. Ensuring that the cutoff frequency and deviation angular are within the allowable range, the reasonable values for $r₆$ and C_2 are 510 Ω and 22 nF, respectively.

TABLE 2. Impact of the second-stage passive filter on the digital zero drift range width.

 (a)

Variation trend of the digital zero drift range width when r_6 is fixed

(b) Variation trend of the digital zero drift range width when C_2 is fixed and r_6 is changed. Digital Deviation zero drift $r_{6}(\Omega)$ C_2 (nF) ω_{c2} (kHz) angular (°) range width

723.798

141.921

65.79986

14.19

0.00395799

0.02018576

0.0435379

0.20186

 ± 26

 ± 18

 ± 13

 ± 8

V. EXPERIMENTAL RESULTS

 22

22

22

 22

10

51

110

510

The experimental prototype composed of on-site calibration device, online monitoring device and MOA is shown in Fig[.8.](#page-5-1)

MCU for Phase locked loop is TMS320F28335 from Texas Instruments. The internal AD converter of MCU is selected for the current detection. The open type current transformer is CKT30-C from Jieli Electronic Technology Co., Ltd.

When the distortion of the reference voltage exists, the error of V_β will increase with the shortening of the delay time Δd . On the contrary, too long Δd will deteriorate the dynamic performance of PLL. The delay time Δd is one eighth of the fundamental period. The steady-state effect of the second harmonic disturbance elimination PLL is shown in Fig[.9.](#page-5-2) The tracking error of the reference voltage phase is within 2◦ . If the setting phase signal of current source is $100\pi t + 90°*2\pi/360°$, Fig[.10](#page-5-3) shows the voltage generated by the output current of the current source flowing through the sampling resistor.

The initial leakage current of MOA is 0.236mA. After injecting the compensation current, the output signal of the micro-current detector is 0.003mA. Tab[.3](#page-6-15) shows the test results of one online monitoring device passing calibration.

FIGURE 8. Experimental prototype.

FIGURE 9. Steady-state effect of the second harmonic disturbance elimination PLL.

FIGURE 10. Relationship between the output of the current source and the reference voltage.

According to the results, it can be seen that the current amplitude error, phase error and RSD all meet the requirements.

TABLE 3. Test results of one online monitoring device passing calibration.

VI. CONCLUSION

The non-destructive calibration scheme is proposed for online monitoring device of MOA in this paper. The delay time of constructing the orthogonal signals can be reduced to one eighth of the fundamental period. Using the second harmonic disturbance elimination PLL, the tracking error of the reference voltage phase is within 2°. The error of the current detection strategy for current source and micro-current detector is within the allowable range. The on-site calibration device accurately compensates for the leakage current of MOA and outputs the specified test currents to complete the calibration of the online monitoring device. Experimental results are presented to confirm the features and validity of the proposed calibration scheme.

REFERENCES

- [\[1\] R](#page-0-0). Mori and A. Tatematsu, "Response of a surge arrester with a series gap for 6.6-kV distribution lines to steep-front transients,'' *IEEE Trans. Electromagn. Compat.*, vol. 64, no. 6, pp. 2296–2300, Dec. 2022.
- [\[2\] F](#page-0-0). de Vasconcellos, R. Alípio, and F. Moreira, ''Evaluation of the lightning performance of transmission lines partially protected by surge arresters considering the frequency-dependent behavior of grounding,'' *IEEE Latin Amer. Trans.*, vol. 20, no. 2, pp. 352–360, Feb. 2022.
- [\[3\] S](#page-0-0). Gu, S. Wan, J. Wang, J. Chen, and T. Li, "Development and application of ±500 kV DC transmission line arrester in China power grid,'' *IEEE Trans. Power Del.*, vol. 33, no. 1, pp. 209–217, Feb. 2018.
- [\[4\] J](#page-0-1). Li, J. Ruan, Z. Du, L. Li, J. Ding, H. Ding, L. Zhu, and S. Jin, ''Analysis of interference current for high-voltage arresters based on resistance–capacitance network,'' *IEEE Trans. Magn.*, vol. 51, no. 3, pp. 1–4, Mar. 2015.
- [\[5\] S](#page-0-1). Shirakawa, F. Endo, H. Kitajima, S. Kobayashi, K. Goto, and M. Sakai, ''Maintenance of surge arrester by a portable arrester leakage current detector,'' *IEEE Trans. Power Del.*, vol. 3, no. 3, pp. 998–1003, Jul. 1988.
- [\[6\] V](#page-0-2). R. N. Barbosa, G. R. S. Lira, M. B. B. Dias, and E. G. Costa, ''Estimation of metal oxide surge arresters' useful life based on time series forecasts,'' *IEEE Trans. Power Del.*, vol. 37, no. 2, pp. 842–850, Apr. 2022.
- [\[7\] L](#page-0-2). Zhou, L. Huang, Z. Lin, R. Wei, D. Wang, Y. Ma, and J. Wu, ''Parameter extraction for the degradation of on-board arrester in high-speed railway under effects of multiple strokes,'' *IEEE Trans. Instrum. Meas.*, vol. 72, pp. 1–14, 2023.
- [\[8\] T](#page-0-3). Zhao, Q. Li, and J. Qian, ''Investigation on digital algorithm for online monitoring and diagnostics (don't short) of metal oxide surge arrester based on an accurate model,'' *IEEE Trans. Power Del.*, vol. 20, no. 2, pp. 751–756, Apr. 2005.
- [\[9\] I](#page-0-3). A. Metwally, M. Eladawy, and E. A. Feilat, ''Online condition monitoring of surge arresters based on third-harmonic analysis of leakage current,'' *IEEE Trans. Dielectr. Electr. Insul.*, vol. 24, no. 4, pp. 2274–2281, Sep. 2017.
- [\[10\]](#page-0-4) A. F. Zobaa and S. H. E. Abdel Aleem, ''A new approach for harmonic distortion minimization in power systems supplying nonlinear loads,'' *IEEE Trans. Ind. Informat.*, vol. 10, no. 2, pp. 1401–1412, May 2014.
- [\[11\]](#page-0-4) M. T. Au and J. V. Milanovic, "Establishing harmonic distortion level of distribution network based on stochastic aggregate harmonic load models,'' *IEEE Trans. Power Del.*, vol. 22, no. 2, pp. 1086–1092, Apr. 2007.
- [\[12\]](#page-0-4) G. Lou, Q. Yang, W. Gu, X. Quan, J. M. Guerrero, and S. Li, "Analysis and design of hybrid harmonic suppression scheme for VSG considering nonlinear loads and distorted grid,'' *IEEE Trans. Energy Convers.*, vol. 36, no. 4, pp. 3096–3107, Dec. 2021.
- [\[13\]](#page-0-5) Y. Han, M. Luo, X. Zhao, J. M. Guerrero, and L. Xu, "Comparative performance evaluation of orthogonal-signal-generators-based single-phase PLL algorithms—A survey,'' *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3932–3944, May 2016.
- [\[14\]](#page-0-5) J. Xu, H. Qian, S. Bian, Y. Hu, and S. Xie, "Comparative study of singlephase phase-locked loops for grid-connected inverters under non-ideal grid conditions,'' *CSEE J. Power Energy Syst.*, vol. 8, no. 1, pp. 155–164, Jan. 2022.
- [\[15\]](#page-0-5) S. Gautam, W. Xiao, H. Ahmed, and D. D. Lu, "Enhanced single-phase phase locked loop based on complex-coefficient filter,'' *IEEE Trans. Instrum. Meas.*, vol. 71, pp. 1–8, 2022.
- [\[16\]](#page-1-3) S. Golestan, J. M. Guerrero, F. Musavi, and J. C. Vasquez, "Single-phase frequency-locked loops: A comprehensive review,'' *IEEE Trans. Power Electron.*, vol. 34, no. 12, pp. 11791–11812, Dec. 2019.
- [\[17\]](#page-1-4) S. Golestan, J. M. Guerrero, A. Abusorrah, M. M. Al-Hindawi, and Y. Al-Turki, ''An adaptive quadrature signal generation-based single-phase phase-locked loop for grid-connected applications,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2848–2854, Apr. 2017.
- [\[18\]](#page-1-4) H. Ahmed, S.-A. Amamra, and M. Bierhoff, "Frequency-locked loopbased estimation of single-phase grid voltage parameters,'' *IEEE Trans. Ind. Electron.*, vol. 66, no. 11, pp. 8856–8859, Nov. 2019.
- [\[19\]](#page-1-4) S. Gautam, W. Xiao, D. D. Lu, H. Ahmed, and J. M. Guerrero, ''Development of frequency-fixed all-pass filter-based single-phase phase-locked loop,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 1, pp. 506–517, Feb. 2022.
- [\[20\]](#page-1-5) Z. Dai, Z. Zhang, Y. Yang, F. Blaabjerg, Y. Huangfu, and J. Zhang, ''A fixed-length transfer delay based adaptive frequency-locked loop for single-phase systems,'' *IEEE Trans. Power Electron.*, vol. 34, no. 5, pp. 4000–4004, May 2019.
- [\[21\]](#page-1-5) W. Shi, J. Yu, and Y. Guo, "An enhanced adaptive frequency-locked loop based on fixed-length transfer delay,'' *IEEE Trans. Power Syst.*, vol. 37, no. 1, pp. 792–795, Jan. 2022.
- [\[22\]](#page-1-6) S. Golestan, S. Y. Mousazadeh, J. M. Guerrero, and J. C. Vasquez, ''A critical examination of frequency-fixed second-order generalized integratorbased phase-locked loops,'' *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6666–6672, Sep. 2017.
- [\[23\]](#page-1-6) A. Sahoo, J. Ravishankar, and C. Jones, "Phase-locked loop independent second-order generalized integrator for single-phase grid synchronization,'' *IEEE Trans. Instrum. Meas.*, vol. 70, pp. 1–9, 2021.
- [\[24\]](#page-1-6) J. Xu, H. Qian, Q. Qian, and S. Xie, "Modeling, stability, and design of the single-phase SOGI-based phase-locked loop considering the frequency feedback loop effect,'' *IEEE Trans. Power Electron.*, vol. 38, no. 1, pp. 987–1002, Jan. 2023.
- [\[25\]](#page-1-7) B.-Y. Ren, Y.-R. Zhong, X.-D. Sun, and X.-Q. Tong, "A digital PLL control method based on the FIR filter for a grid-connected single-phase power conversion system,'' in *Proc. IEEE Int. Conf. Ind. Technol.*, Apr. 2008.

WENJUAN DONG was born in Xinjiang, China, in 1981. She received the B.S. degree from Xinjiang University, Ürümqi, China, in 2005. She is currently a Researcher with the Electric Power Research Institute, State Grid Xinjiang Electric Power Company. Her current research interests include electrical metrology, performance testing techniques for measuring instruments, and calibration of power system equipment.

YANG DING was born in China, in 1989. He received the B.S. degree from Sichuan University, Sichuan, China, in 2013. He is currently a Researcher with the Electric Power Research Institute, State Grid Xinjiang Electric Power Company. His current research interests include electrical metrology, performance testing techniques for measuring instruments, and calibration of power system equipment.

XINGANG WANG was born in Xinjiang, China, in 1970. He received the B.S. degree from China Jiliang University, Hangzhou, China, in 1992. He is currently a Researcher with the Electric Power Research Institute, State Grid Xinjiang Electric Power Company. His current research interests include electrical metrology, performance testing techniques for measuring instruments, and calibration of power system equipment.

CHUNWEI SONG (Member, IEEE) was born in Zhejiang, China, in 1987. He received the B.S. degree in electrical engineering from China Jiliang University, Hangzhou, China, in 2009, and the Ph.D. degree in electrical engineering from Zhejiang University, Hangzhou, in 2014. He is currently a Teacher with the College of Modern Science and Technology, China Jiliang University. His current research interests include power converter systems, electric energy detection, and

calibration of power system equipment.

 \sim \sim \sim