

Received 9 January 2024, accepted 14 February 2024, date of publication 20 February 2024, date of current version 1 March 2024. *Digital Object Identifier 10.1109/ACCESS.2024.3367992*

RESEARCH ARTICLE

A New Second Order Nonlinear Formulation for Fast-SPICE Circuit Simulation

AMIRA ELHAMSHARY®^{[1](https://orcid.org/0009-0001-8750-7490)}, YEHEA ISMAIL®^{[2](https://orcid.org/0000-0003-3956-7533)}, (Fellow, IEEE), YOUSSEF ABDEL AZIZ³, AND HANI FIKRY RAGAI¹

¹Electronics and Communication Engineering, Faculty of Engineering, Ain Shams University, Cairo 11517, Egypt ² Center Nanoelectronics and Device, The American University Cairo, Cairo 11835, Egypt ³Department of Physics, School of Sciences and Engineering, The American University Cairo, Cairo 11835, Egypt

Corresponding author: Amira Elhamshary (amiraelhamshary11@gmail.com)

US patent pending USPTO Application #: 63/606, 212.

ABSTRACT A new second-order matrix formulation is proposed in this work to model any nonlinear electronic system. This new formulation is developed and implemented by using a recasting method that increases the number of variables but limits the non-linearity to a quadratic form. Nonlinearity is modeled without any approximation and can model complex nonlinearities such as exponential and Tanh-based models. The new quadratic method is applied to the extended tanh MOSFET model and an exponential diode model to illustrate the power and reliability of this method. The method also has the advantage of directly stamping transistors and diodes into matrix forms in ways similar to linear elements. To demonstrate the validity of the new formulation, several circuits are examined, and the results compare very well to SPICE simulations. The simulation time as well as numerical stability improve significantly when using time marching techniques with the quadratic formulation as compared to directly stamping transistor and diode exponential nonlinearities.

INDEX TERMS Time-marching, nonlinear system, second-order recasting, stamping method.

I. INTRODUCTION

As VLSI technologies become denser and as chips operate at higher frequencies, circuit simulators face the challenge of increasing circuit complexity [\[1\],](#page-7-0) [\[2\],](#page-7-1) [\[3\],](#page-7-2) [\[4\]. Ci](#page-7-3)rcuit simulations are important to understand the dynamics of complex systems of interacting elements, to test new concepts, and to optimize the designs. It is a very economical way to test complex designs. In integrated circuits (ICs), it is important to verify the design's accuracy before fabrication to avoid unnecessary prototypes.

Designers typically simulate the whole chip using dynamic simulators such as HSPICE, Spectre, and ELDO because such full chip accurate simulations are needed to guarantee the correct functionality of these chips under very tight design requirements [\[5\],](#page-7-4) [\[6\],](#page-7-5) [\[7\]. H](#page-7-6)owever, a very fastgrowing market has emerged for fast, reasonably accurate, simulators that can simulate very large designs much faster than full simulators with minimal errors. These simulators

The associate editor coordinating the r[evie](https://orcid.org/0000-0002-0139-9178)w of this manuscript and approving it for publication was Meng Huang¹⁰.

are generally called fast-SPICE and use approximate device models and simplified simulation techniques. Examples are NanoSim, Spectre FX, and Synopsys XA simulators [\[8\],](#page-7-7) [\[9\],](#page-7-8) [\[10\].](#page-7-9)

As CMOS technology scaled down to the nanometer regime, many papers proposed various MOS transistor models to capture the transistor behavior in that regime [\[11\],](#page-7-10) [\[12\],](#page-7-11) [\[13\],](#page-7-12) [\[14\],](#page-8-0) [\[15\],](#page-8-1) [\[16\],](#page-8-2) [\[17\],](#page-8-3) [\[18\],](#page-8-4) [\[19\]. A](#page-8-5)ccuracy and complexity are the main factors that distinguish these MOS models. One such model is the alpha-power law MOSFET Model [\[20\], w](#page-8-6)hich was introduced to include the carrier velocity saturation effect, which becomes eminent in short-channel MOSFETs. The alpha power law model is an extension of Shokley's square-law MOS model in the saturation region [\[21\],](#page-8-7) [\[22\]. T](#page-8-8)he model is simple, has high fidelity, and is the basis for the widely used current source model in static timing analysis [\[23\]. T](#page-8-9)his model can be applied to handle MOSFET circuits rapidly and can predict the circuit behavior in the nanometer regime with reasonable accuracy.

A more accurate MOSFET model is the Tanh law model which uses a continuous model for the transistor across the

linear and triode regimes [\[25\]. T](#page-8-10)he extended tanh model was extended to predict the temperature dependence of the drain current by including the temperature dependence of the threshold voltage and the mobility [\[24\]. T](#page-8-11)his model has several attractive features compared to SPICE level 2, especially at high temperatures.

A third popular MOSFET model is the modified Shichman Hodges (mSH) model, the three operation regions can be described utilizing a single equation [\[26\],](#page-8-12) [\[29\]. T](#page-8-13)he mSH model combines the linear and saturation regions into a single equation giving a smoother transition compared to the original model, which causes a more abrupt switchover.

A new method for the simulation of circuits with nonlinear elements is proposed in this work. The method is based on a quadratic order recasting method that converts a complex nonlinearly into a standard second-order system with auxiliary extra variables. This particular formulation is efficient from a computational standpoint since the new second-order matrix formulation method depends on directly stamping any nonlinear system into matrix forms in ways similar to linear elements and eliminates the need to evaluate complex nonlinear functions repetitively during time marching. The simulation time as well as numerical stability improve significantly under time marching techniques when using the quadratic formulation as compared to directly stamping transistor and diode nonlinearities. The method has been tested with the aforementioned transistor models here, and the results are compared to an accurate full SPICE simulation.

The rest of this work is organized as follows: The Nonlinear Quadratic Formulation (NQF) is introduced in section [II.](#page-1-0) Using the proposed model in nonlinear time-domain simulations is described in section [III.](#page-4-0) The results of using the NQF for simulating several circuits are given in section [IV](#page-6-0) and compared to traditional circuit simulators, Finally, conclusions are given in section [V.](#page-7-13)

II. NONLINEAR QUADRATIC FORMULATION (NQF)

In this section, it is shown that any nonlinear system can be represented using the following Matrix equation:

$$
G_1V + (G_{21}V) \otimes (G_{22}V) + C\frac{dV}{dt} = B \tag{1}
$$

where, G_1 , G_{21} , G_{22} , and C are matrices that represent the non-linear circuit, *V* is a vector that contains the circuit voltage variables (current and voltage variables in case of circuits with inductance) and auxiliary variables, and the operator ⊗ represents element-wise multiplication between two vectors. This representation can generate only up to a second power of a variable or the multiplication of two variables as given by the second term using G_{21} , G_{22} in [\(1\).](#page-1-1) However, as will be shown, circuits with higher-order nonlinearities, or more complicated nonlinearities such as exponentials, sinusoidal functions, or hyperbolic functions, can be recast to a second-order system without approximation with a recasting method that will be described below. The recasting method results in extra variables (auxiliary variables) in

format that can be easily stamped into the system in [\(1\),](#page-1-1) resulting in the convenience of treating nonlinear elements the same way as linear elements when forming nodal matrix equations. Also, simple time-marching techniques can be used with this NQF without having to evaluate exponentials every time step or solve complex nonlinear equations as required in traditional Newton-Raphson methods for nonlinear circuits. Importantly, the Jacobian of the NQF formulation has a generic, circuit-independent closed form.

A. SECOND ORDER RECASTING METHOD

In this section, the second-order recasting method in $[27]$ is described and applied to the extended tanh-law model and then stamped in the proposed NQF. The nonlinearity covered in this section includes tanh function nonlinearity.

addition to the original voltage and current variables of the circuit. Nonlinear device models can be recast into a matrix

1) RECASTING THE EXTENDED TANH LAW MODEL INTO THE SECOND-ORDER FORMULATION

The tanh MOSFET model proposed earlier by Shousha & Aboulwafa $[25]$ was extended $[26]$ to include the temperature dependence of the drain current since temperature affects the threshold voltage and mobility, which in turn affects the drain current. The model requires fewer temperature-dependent parameters as compared to SPICE models. The extended model shows good agreement between measurement and simulation of devices with different device geometries over a wide temperature range $(-27$ to $200 \degree$ C°).

The extended tanh law model is described by the following set of equations [\[25\]](#page-8-10)

$$
I_{DS} = I_{D0} F(T)^{\alpha} \tanh\left(\frac{V_{DS}}{V_{D0}(\frac{F(T)}{2})^{\frac{\alpha}{2}}}\right) \tU \left(V_{GS} - V_{th}\right) \tag{2}
$$

where V_{GS} is the gate-source voltage, V_{th} is the threshold voltage, $a(T)$ is the velocity saturation index, and the function *F*(*T*) can be defined as

$$
F(T) = \frac{V_{GS} - V_{th}(T)}{V_{DD} - V_{th}(T)}
$$
\n
$$
(3)
$$

and the parameters I_{D0} and V_{D0} are given by

$$
I_{D0} = \frac{W}{L} \mu(T) C_{ox} \frac{(V_{DD} - V_{th}(T))^2}{2a(T)}
$$

$$
V_{D0} = \frac{V_{DD} - V_{th}(T)}{a(T)}
$$
(4)

and

$$
U\left(V_{GS} - V_{th}\right) = \frac{e^{g(V_G - V_S - V_{th})}}{1 + e^{g(V_G - V_S - V_{th})}}
$$
(5)

hich is a factor introduced by the authors of this paper to the model in [\[25\]](#page-8-10) to describe the whole operation of the transistor including the cutoff region with one equation. The function in [\(4\)](#page-1-2) is a good approximation of a unit step function for a large *g*.

By applying the proposed method in the tanh Law MOS-FET model in equation (2) . Two additional variables V_{a1} and *Va*³ are introduced as

$$
V_{a_1} = e^{g(V_G - V_S - V_{th})}
$$
 (6)

and

$$
V_{a_3} = U(T) \tag{7}
$$

so equation (5) is written as:

$$
V_{a_3} = \frac{v_{a1}}{1 + V_{a1}}\tag{8}
$$

By differentiating *Va*¹ we get:

$$
V_{a_1}^{'} = g(V_G^{\prime} - V_S^{\prime})e^{g(V_G - V_S - V_{th})}
$$
\n(9)

V

Equation (8) can be recast into three equations

$$
V_{a_2} = V_G^{\prime} - V_S^{\prime} \tag{10}
$$

$$
V_{a_1}^{'} = g V_{a_2} V_{a_1}
$$
 (11)

$$
V_{a_1} = V_{a_3} + V_{a_3} V_{a_1} \tag{12}
$$

By introducing an additional variable V_{a_4} as:

$$
V_{a_4} = F(T)^{\alpha/2} \tag{13}
$$

An additional variable V_{a_5} is introduced

$$
V_{a_5} = V_{a_4}^{\dagger} = \frac{\alpha}{2} \frac{F(T)^{\alpha/2}}{F(T)} F(T)
$$
 (14)

Therefore, combining (3) , (13) , and (14) results

$$
\frac{\alpha}{2}V_{a_4}V_{a_2} + V_{a_5}(V_s - V_G) + V_{a_5}V_{th} = 0 \tag{15}
$$

An additional variable V_{a_6} is introduced as

$$
V_{a_6} = V_{a_4} V_{a_2} \tag{16}
$$

Then equation (15) can be written as:

$$
\frac{\alpha}{2}V_{a_6} + V_{a_5}(V_S - V_G) + V_{a_5}V_{th} = 0 \tag{17}
$$

An additional variable V_{a} can be introduced as

$$
V_{a7} - V_{a4}^2 = 0 \tag{18}
$$

By introducing an additional variable V_{a8}

$$
V_{a_8} = \frac{V_D - V_S}{V_{D_0} \frac{V_{a_4}}{2\alpha/2}}
$$
(19)

or equivalently,

$$
V_{a4}V_{a8}V_{D0} - 2^{\alpha/2}V_D + 2^{\alpha/2}V_S = 0
$$
 (20)

Let

$$
V_{a_9} = \tanh V_{a_8} \tag{21}
$$

Using two additional variables, $V_{a_{10}}$ sinh V_{a_8} and $V_{a_{11}}$ = $\cosh V_{a_8}$, the equation can be recast into the following quadratic, differential-algebraic system:

$$
V_{a_{10}}^{'} = V_{a_8}^{'} \cosh V_{a_8}
$$
 (22)

Let

$$
V_{12} = V_{a_8}^{'} \t\t(24)
$$

(23)

So, [\(22\)](#page-2-4) and [\(23\)](#page-2-5) will be

$$
V_{a_{10}}^{'} - V_{a_{12}} V_{a_{11}} = 0 \tag{25}
$$

$$
V_{a_{11}}^{'} - V_{a_{12}} V_{a_{10}} = 0 \tag{26}
$$

$$
V_{a_9} = \frac{V_{a_{10}}}{V_{a_{11}}} \tag{27}
$$

By substituting with equations (8) , (18) , and (27) in the model equation, we obtain

 $V_{a_{11}}^{\prime} = V_{a_8}^{\prime} \sinh V_{a_8}$

$$
I_{DS} = I_{D_0} V_{a_7} V_{a_9} V_{a_3} \tag{28}
$$

An additional variable $V_{a_{13}}$ is introduced as

$$
V_{a_{13}} = V_{a_9} V_{a_3} \tag{29}
$$

so tanh law model in equation (2) is rewritten as:

$$
I_{DS_o} = I_{D_0} V_{a_7} V_{a_{13}},\tag{30}
$$

where *IDSo* is the normalized transistor current with a width to length ratio of 1.

Thus, the extended tanh model can be recast to a system of 13 second order equations [\(10\)-](#page-2-8)[\(12\),](#page-2-9) [\(15\)-](#page-2-3)[\(18\),](#page-2-6) [\(20\),](#page-2-10) [\(24\)-](#page-2-11)[\(27\),](#page-2-7) and [\(29\)](#page-2-12) with 13 extra auxiliary variables (V_{a1} – *Va*13). Additionally, there are 4 more equations for the 4 physical variables of the transistors, I_{DS} , V_G , V_D , and V_S . Four extra equations are needed for these physical variables. The equation for *IDS* is simple and is always given by

$$
I_{DS} = \frac{W}{L} I_{DS_0} \tag{31}
$$

The three other equations for V_G , V_D , and V_S , can be found from the circuit structure using the standard nodal method. To illustrate this part of the formulation, consider the single-transistor inverter circuit shown in Fig. [1.](#page-2-13) The three circuit equations are:

$$
CRV_D^{'} + \frac{W}{L}R I_{DS} + V_D = V_{DD}
$$
 (32)

$$
V_G = V_{in} \tag{33}
$$

$$
V_S = 0 \tag{34}
$$

FIGURE 1. MOSFET inverter circuit.

The circuit part is the only part that depends on the circuit structure and only affects the matrices *G*1, and *C* in the formulation since this part can only result in linear equations.

B. APPLYING THE STAMPING METHOD TO CIRCUITS WITH MULTIPLE NONLINEAR ELEMENTS

In this section, the general standard method for stamping nonlinear circuits into the NQF is described. The recasting of the transistor model described in the previous section is used here to model transistors. The next subsection starts by illustrating the stamping of a single transistor into the matrices of the NQF. It is shown in the following subsection that the stamping of circuits with multiple transistors is as easy as creating block diagonal matrices of those of a single transistor, which is independent of the circuit connections. The actual circuit connections are included in two sub-matrices that can be formed using the standard nodal method similar to linear circuits as illustrated in the previous section.

1) GENERAL MATRIX FORM FOR A SINGLE NONLINEAR ELEMENT

To separate the nonlinear recast model of the transistors from the external variables used in circuit connections with other elements, the variables in the nonlinear formulation are organized as follows:

- **1.** The auxiliary variable whose number is *n^a*
- **2.** *ID^o* representing the normalized drain current of the transistor with $\frac{\tilde{W}}{L} = 1$
- **3.** *VG*, *V^D* and *V^S* represent the gate, drain, and source voltages of the transistor, respectively. Note that, the variables I_{D_o} , V_G , V_D , and V_S are the variables that take part in the circuit equations.

The matrices in the NQF in equation [\(1\)](#page-1-1) are subdivided into several sub-matrices as shown. The purpose of this particular division is to create sub-matrices that are independent of the circuit structure or the sizing of the nonlinear element (such as W/L of a transistor). Hence, this part does not change for a given nonlinear device in a given technology and is represented by the submatrices: G_{1aa} , $G_{1_{VGB}}$, $G_{1_{ID}}$, $G_{21_{aa}}$, $G_{21_{VGB}}$, $G_{21_{ID}}$, $G_{22_{aa}}$, $G_{22_{VGB}}$, $G_{22_{ID}}$, C_{VGBS} and *Caa*. The only sub-matrices that depend on circuit connections are one submatrix of the G_1 matrix (G_1 _{*cir*} C matrix $(C_{cir}$ *does not* stamp the nonlinear matrices $(G_{21}$ and $G_{22}G_{aa}$ captures the intrinsic relations between the auxiliary variables of the transistor model. The first row after the auxiliary variables in each matrix contains the normalized current I_{D_0} as a function of the auxiliary variables. I_{D_0} is the drain current without the *W/L* size factor. The last three columns/rows represent the transistor voltages V_G , V_D , and V_S . The last part of the matrix is the circuit elements $G_{1_{cir}}$ which are based on the circuit connections. The circuit connections are related to the real variables V_G , V_D , and I_{D_0} , where I_D is

given by $W/L \times I_{D_0}$.

2) STAMPING OF A GENERAL CIRCUIT WITH MULTIPLE NONLINEAR ELEMENTS

The stamping method in the previous section can be seamlessly and elegantly expanded to circuits with any number of transistors. To achieve this task, the variables of all the transistors are organized such that the circuit-independent parts of all transistors are listed first followed by the circuit-dependent parts of all the transistors.

The variables in the multiple nonlinear formulation are organized as follows:

- 1- The auxiliary variables of all the transistors start with the first transistor, then the second, and so on $n_{a_{b1}}, n_{a_{b2}}, \ldots, n_{a_{bn}}$
- 2- I_{D_1} followed by I_{D_2} till I_{D_n} representing the normalized drain currents of the transistors with *W/L*=1
- 3- V_{G_1} , V_{D_1} , V_{S_1} followed by V_{G_2} , V_{D_2} , V_{S_2} till V_{G_n} , V_{D_n} , V_{S_n} representing the gate, drain, and source voltages of all the transistors, respectively.

With this ordering of the variables, G_1 can be formed using the following block diagonal matrices. Note that all these matrices are independent of the circuit connections and are formed simply by repeating the corresponding matrix from a single transistor in the previous section if all transistors are similar. If the transistor models are different, the corresponding matrix of each transistor is stamped in a block diagonal format. As shown in the equation at the bottom of the next page, where G_{1,aa_1} to G_{1,aa_n} are block diagonal and contain the coefficients of the auxiliary variables in the model. I_{D_1} to I_{D_n} are diagonal columns that are coefficients of real voltages and current. I_{D_1} to I_{D_n} rows represent the relationship of the drain current to the auxiliary variables resulting from the recasting method.

The analysis results in two types of variables: physical variables (voltages and currents) and auxiliary variables to form the NQF from any nonlinearity. In the tanh model for example, the auxiliary variables are from V_{a1} to V_{a13} and physical variables are V_G , V_D , V_S , and I_{DS} . The matrix elements represent the coefficients of all variables. The matrix elements represent the coefficients of all variables. The tanh model is mathematically represented in the row from 1 to 14. These rows are independent of the circuit's connections. The matrix is divided into blocks for ease of handling and stamping in the NQF. The matrices G_{1aa} , $G_{1a_{GDS}}$, $G_{1_{GDSa}}$, I_{D_O} , and I_{aD} are the same for any transistor in the circuit while G_{1cir} is determined based on the circuit connections which are related to the real variables, V_G , V_D , V_S and I_D .

*G*1*aa* contains the coefficients of the auxiliary variables in the tanh model. *I^D* column and *G*1*aGDS* are coefficients of physical voltages. The *I^D* rows represent the relationship of the drain current to the auxiliary variables resulting from the recasting method form. *G*1*cir* describes the nodal relations of real variables and is dependent on the circuit connections. G_{GDS_a} usually contains zero elements except there is a nonlinear function in circuit parts.

The list of all these matrices for G_1 as an example is given by:

The set of circuit-independent matrices are:

 G_{1aa_1} to G_{1aa_n} are diagonal blocks that represent the coefficients of the auxiliary variables in the model.

 $I_{D_{col_1}}$ to $I_{D_{col_n}}$ refers to diagonal columns with an element coefficient equal to zero.

 $G_1V_{GDS_1}$ to $G_1V_{GDS_n}$ contain the coefficients of the real voltages.

 $I_{D_{row_1}}$ to $I_{D_{row_n}}$ represent the coefficients of the real current. $I_{D_{iden_1}}$ to $I_{D_{iden_n}}$ refers to the identity diagonal block with diagonal elements.

FIGURE 2. MOSFET two input NAND gate model.

The circuit dependent part is given by:

*G*1*cir* describes the nodal relations of real variables and is dependent on the circuit connections.

To explain the concept, consider Fig[,2,](#page-4-1) which depicts a double transistor circuit. The circuit independent matrices are composed by replicating the alpha power law single transistor circuit independent matrices two times in a block diagonal format. The circuit dependent part is found by applying the nodal analysis to the circuit and results in the matrices below.

G1Cir = 0 0 1 0 0 0 0 0 *W ^L* × *R* 0 0 1 0 0 0 0 0 0 0 0 1 0 − 1 0 0 0 0 0 0 1 0 0 *W ^L* × 1 *W ^L* × −1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 CCir = 0 0 0 0 0 0 0 0 0 0 0 *R* × *C* 0 *B* = [[0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; *V*in; 1; *V*DD; 0];

[0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; *V*in2; 0; 0]]

III. USING THE PROPOSED MODEL IN NONLINEAR TIME-DOMAIN SIMULATIONS

The time-marching approach is the most common computeraided circuit analysis technique to solve the system of ordi-nary differential equations that represent the circuit [\[30\],](#page-8-15) [\[31\],](#page-8-16) [\[32\].](#page-8-17)

In this section, it is shown how to use the time marching technique to solve the NQF efficiently. The method proposed uses the Jacobian-Newton method to solve the nonlinear differential equations.

The NOF can be posed as the solution of $F = 0$ where $F = 0$ is given by:

$$
F = G_1.V_j + G_{21}.V_j \otimes G_{22}.V_j + C\frac{dV}{dt} - BU = 0, \quad (35)
$$

The NQF can be discretized in the time domain by using backward Euler discretization of differentiation as follows:

$$
F = G_1.V_i + G_{21}.V_i \otimes G_{22}.V_i + C\frac{V_i - V_{i-1}}{dt} - BU = 0, \tag{36}
$$

The Newton iteration used to solve nonlinear equations at each time step *i* as given by:

$$
V_{i,j+1} = V_{i,j} - J^{-1} \times F
$$
 (37)

Using the differentiation rule of the operator given in Appendix, the Jacobian of F with respect to V_i can be found in a closed, generic form as:

$$
J = G_1 + G_{21}.V_{i,j} \otimes G_{22} + G_{21} \otimes G_{22}.V_{i,j} + \frac{C}{dt}
$$
 (38)

Note that the Jacobian can be calculated in a closed form directly from the stamped matrices by using initial conditions

FIGURE 3. MOSFET inverter with $L = 45$ nm: a) the circuit diagram, b) the output voltage results for W = 100nm, C = 1pF, c) W = 100nm, C = 10pF, and d) $W = 200$ nm, $C = 10pF$.

for the auxiliary variables and does not require the substitution in random nonlinear transistor functions. It can be noted that the nonlinear function part was moved to the initial conditions instead of inside the time marching loop as in traditional techniques.

FIGURE 4. Three-transistors circuit with $C = 10pF$: a) the circuit diagram, b) the output voltage results for the three transistors are on, c) S3 off, and d) S3 is off and $C = 1pF$.

IV. USING RESULTS FOR TIME MARCHING TECHNIQUE BASED ON THE SECOND ORDER FORMULATION

Simulations using the NQF time marching method described above with modified tanh model for the circuit are applied to three different circuits and compared to SPICE simulations. The first circuit is a single transistor circuit, while

FIGURE 5. single-diode circuit [\[28\]: a](#page-8-18)) the circuit diagram, b) the output voltage.

the second is a multiple-transistor circuit and the third is a diode-based circuit (Fig. [3,](#page-6-1) [4,](#page-6-2) and [5\)](#page-7-14). Note that the simulation results closely match SPICE simulations with an accurate transistor model. Note also that these simulations are large signal simulations with extreme nonlinearity rather than a weekly nonlinear circuit simulation. It was observed that the convergence of the Newton-Jacobian method with the new NQF was much better than with the exponential transistor models due to the simpler nonlinearity. This resulted in a threefold improvement in simulation time on average with the circuits under test.

V. CONCLUSION

A new second-order matrix formulation is proposed to convert a complex nonlinearly into a standard second order system with auxiliary extra variables. This new formulation is developed and implemented to limit the non-linearity of the quadratic form. This new quadratic method is applied to the extended tanh MOSFET model and an exponential diode model to illustrate the power reliability of this method. The method also has the advantage of directly stamping transistors and diodes into matrix forms in ways similar to linear elements. Several examples are provided, and results compared very well to existing nonlinear simulation techniques.

APPENDIX

A pseudocode for the time marching technique used here is shown which solves the NQF nonlinear equations by using two nested loops. The code implements a simplified time marching method by using a loop along the time axis with a step of $dt = t_{end}/N$. The inner while loop solves the system of nonlinear equations by using Newton and Jacobean methods at each time step. The error is calculated at each

iteration and the code moves to the next point in time when the error from the inner while loop is below 10^{-3} .

$$
t_{end} = 100; N = 3000; dt = \frac{t_{end}}{N}; t = [0 : n - 1] \times dt
$$

\n
$$
V = zeros(n, N)
$$

\nFori = 1 : N
\n
$$
V_j = V_{O_1};
$$

\n
$$
err = 1;
$$

\n
$$
j = 0;
$$

\n
$$
while (err > 10^{-3})
$$

\n
$$
j = j + 1;
$$

\n
$$
J = G_1 + G_{21} \otimes (G_{22} \times V_j) + (G_{21} \times V_j) \otimes G_{22} + (\frac{C}{dt});
$$

\n
$$
F = G_1 \times V_j + (G_{21} \times V_j) \otimes (G_{22} \times V_j) + (\frac{C}{dt})
$$

\n
$$
\times V_j - (\frac{C}{dt}) \times V_{O_1} - B
$$

\n
$$
V_k = V_j - J^{-1} \times F;
$$

\n
$$
err = sum(abs(G_1 \times V_k + (G_{21} \times V_k) \otimes (G_{22} \times V_k) + (\frac{C}{dt}) \times V_k - (\frac{C}{dt}) \times V_{O_1} - B
$$

\n
$$
V_j = V_k;
$$

\n
$$
[ijV_k(1) err]
$$

\n
$$
end
$$

REFERENCES

- [\[1\]](#page-0-0) G. O. Young, ''Synthetic structure of industrial plastics,'' in *Plastics*, vol. 3, 2nd ed. New York, NY, USA: McGraw-Hill, 1964, pp. 15–64.
- [\[2\]](#page-0-0) S. Bhunia and M. Tehranipoor, *Hardware Security*. Cambridge, MA, USA: Morgan Kaufmann, 2019.
- [\[3\]](#page-0-0) H. Kaeslin, *Top-Down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs*. San Mateo, CA, USA: Morgan Kaufmann, 2014.
- [\[4\]](#page-0-0) H. Otten and P. Stravers, ''Challenges in physical chip design,'' in *Proc. Int. Conf. Comput. Aided Des.*, Nov. 2000, pp. 84–91.
- [\[5\]](#page-0-1) P. Schwarz, K. Einwich, J. Haase, and R. Prescher, ''Mixed-mode design: Experience with multi-level macromodeling,'' in *Analog Circuit Design*. Boston, MA, USA: Springer, 1996, doi: [10.1007/978-1-4757-2462-2_10.](http://dx.doi.org/10.1007/978-1-4757-2462-2_10)
- [\[6\]](#page-0-1) Synopsys Inc. *The Gold Standard for Accurate Circuit Simulation*. Accessed: Dec. 29, 2023. [Online]. Available: https://www.synopsys. com/content/dam/synopsys/verification/datasheets/hspice-ds.pdf
- [\[7\]](#page-0-1) Synopsys Inc. (2023). *NanoSim—Transistor-level Static Signoff Analysis*. [Online]. Available: https://www.synopsys.com/implementation-andsignoff/signoff/nanotime.html
- [\[8\]](#page-0-2) Cadance. (2021). *Cadance Introduces the Spectre FX Fast Spice Simulator*. [Online]. Available: https://www.cadence.com/en_US/home/company/ newsroom/press-releases/pr/2021/cadence-
- [\[9\]](#page-0-2) M. Santarini. (2007). *Synopsys XA Simplifies, Speeds FastSPICE Simulations*. [Online]. Available: https://www.edn.com/synopsys-xa-simplifiesspeeds-fastspice-simulations
- [\[10\]](#page-0-2) Cadence. (2023). *IC Design, Analysis, and Layout Improved With Faster Infrastructure, Deeper Tool Integration, and Innovative Solutions*. [Online]. Available: http://cadence.com/en_us/home/tools/customic-analog-RF-design/
- [\[11\]](#page-0-3) S. Biessemann, "CMOS scaling into the nanometer regime theory, design and technology,'' Ph.D. thesis, IMEC, Leuven, Belgium, 1998.
- [\[12\]](#page-0-3) T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, T. Hoffmann, K. Johnson, C. Kenyon, J. Klaus, B. McIntyre, K. Mistry, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, K. Zawadzki, S. Thompson, and M. Bohr, ''A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors,'' in *IEDM Tech. Dig.*, 2003, pp. 978–980.
- [\[13\]](#page-0-3) K. Goto, Y. Tagawa, H. Ohta, H. Morioka, S. Pidin, Y. Momiyama, H. Kokura, S. Inagaki, N. Tamura, M. Hori, T. Mori, M. Kase, K. Hashimoto, M. Kojima, and T. Sugii, ''High performance 25 nm gate CMOSFETs for 65 nm node high speed MPUs,'' in *IEDM Tech. Dig.*, 2003, pp. 623–626.
- [\[14\]](#page-0-3) J. Kedzierski, P. Xuan, E. H. Anderson, J. Bokor, T.-J. King, and C. Hu, ''Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime,'' in *IEDM Tech. Dig.*, 2000, pp. 57–60.
- [\[15\]](#page-0-3) Y. Taur, D. A. Buchanan, W. Chen, D. J. Frank, K. E. Ismail, S.-H. Lo, G. A. Sai-Halasz, R. G. Viswanathan, H.-J.-C. Wann, S. J. Wind, and H.-S. Wong, ''CMOS scaling into the nanometer regime,'' *Proc. IEEE*, vol. 85, no. 4, pp. 486–504, Apr. 1997.
- [\[16\]](#page-0-3) H. Wong, D. Frank, P. Solomon, C. Wann, and J. Welser, ''Nanoscale CMOS,'' *Proc. IEEE*, vol. 87, no. 4, pp. 537–570, Apr. 1999.
- [\[17\]](#page-0-3) D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, ''Device scaling limits of Si MOSFETs and their application dependencies,'' *Proc. IEEE*, vol. 89, no. 3, pp. 259–288, Mar. 2001.
- [\[18\]](#page-0-3) Y.-B. Kim, "Challenges for nanoscale MOSFETs and emerging nanoelectronics,'' *Trans. Electr. Electron. Mater.*, vol. 11, no. 3, pp. 93–105, Jun. 2010.
- [\[19\]](#page-0-3) S. Dhar, M. Pattanaik, and P. Rajaram, ''Advancement in nanoscale CMOS device design en route to ultra-low-power applications,'' *VLSI Design*, vol. 2011, pp. 1–19, May 2011.
- [\[20\]](#page-0-4) T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,'' *IEEE J. Solid-State Circuits*, vol. 25, no. 2, pp. 584–594, Apr. 1990.
- [\[21\]](#page-0-5) S. Kim, V. D. Agrawal, and J. J. Danaher, ''Verification of the alpha-power law by a CMOS inverter chain," B.S. thesis Report, Dept. Elect. Eng., Auburn Univ., Auburn, AL, USA, 2016.
- [\[22\]](#page-0-6) K. Jeppson, "A learning tool MOSFET model: A stepping-stone from the square-law model to BSIM4,'' in *Proc. 23rd Int. Workshop Power Timing Model. Optim. Simul. (PATMOS)*, Sep. 2013, pp. 39–44.
- [\[23\]](#page-0-7) T. Sakurai, ''The simple model of CMOS drain current,'' *IEEE Solid-State Circuits Soc. Newslett.*, vol. 9, no. 4, pp. 4–5, Oct. 2004.
- [\[24\]](#page-1-6) A. A. Osman, M. A. Osman, N. S. Dogan, and M. A. Imam, ''An extended tanh law MOSFET model for high temperature circuit simulation,'' *IEEE J. Solid-State Circuits*, vol. 30, no. 2, pp. 147–150, Feb. 1995.
- [\[25\]](#page-1-7) A. H. M. Shousha and M. Aboulwafa, ''A generalized tanh law MOSFET model and its applications to CMOS inverters,'' *IEEE J. Solid-State Circuits*, vol. 28, no. 2, pp. 176–179, Feb. 1993.
- [\[26\]](#page-1-8) A. Lima, L. Torres, M. Cheralathan, and S. Blawid, "A modified shichmanhodges model for OTFTs usable in the quite universal circuit simulator,'' *ICCEEg*, vol. 1, no. 14, pp. 44–48, Dec. 2016.
- [\[27\]](#page-1-9) B. Cochelin and C. Vergez, ''A high order purely frequency-based harmonic balance formulation for continuation of periodic solutions,'' *J. Sound Vibrat.*, vol. 324, nos. 1–2, pp. 243–262, Jul. 2009.
- [\[28\]](#page-7-15) W. Chew. *ECE 255, Diodes and Nonlinear Circuits*. Accessed: Nov. 19, 2023. [Online]. Available: https://engineering.purdue.edu/ wcchew/ece255s18/ece255s18latexpdffiles/ece255Lecture_4_Jan18_ Diode_Nonlinear_Circuit.pdf
- [\[29\]](#page-1-10) H. Shichman and D. A. Hodges, ''Modeling and simulation of insulatedgate field-effect transistor switching circuits,'' *IEEE J. Solid-State Circuits*, vol. SSC-3, no. 3, pp. 285–289, Sep. 1968.
- [\[30\]](#page-4-2) J. Roychowdhury, "Analyzing circuits with widely separated time scales using numerical PDE methods,'' *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 48, no. 5, pp. 578–594, May 2001.
- [\[31\]](#page-4-3) L.-D. Hong, C.-Y. Ku, and C.-Y. Liu, "A novel space-time marching method for solving linear and nonlinear transient problems,'' *Mathematics*, vol. 10, no. 24, p. 4694, Dec. 2022.
- [\[32\]](#page-4-4) A. Amiri-Hezaveh, A. Masud, and M. Ostoja-Starzewski, ''Convolution finite element method: An alternative approach for time integration and time-marching algorithms," *Comput. Mech.*, vol. 68, no. 3, pp. 667-696, Sep. 2021.

AMIRA ELHAMSHARY received the M.Sc. degree in electrical engineering from Alexandria University, Egypt, in 2011. She is currently pursuing the Ph.D. degree in electronics and communication engineering with Ain Shams University. She was a part-time Teaching Assistant with the Electrical Engineering Department, Future University in Egypt. She is a Research Assistant with the Center of Nanoelectronics and Devices, The American University in Cairo. Her research inter-

ests include non-linear circuit simulation, RF, embedded systems, and data encryption.

YEHEA ISMAIL (Fellow, IEEE) is currently the Director of the Nanoelectronics and Devices Center at Zewail City and The American University in Cairo. He has published more than 500 papers in top refereed journals and conferences and many patents. He has coauthored three books, such as *On-Chip Inductance in High-Speed Integrated Circuits*, *Handbook on Algorithms for VLSI Physical Design*, and *Temperature-Aware Computer Architecture*. He has many patents in the area of

high-performance circuits and interconnect design and modeling. His work is some of the most highly cited in the VLSI area and is extensively used by industry. He is the Chief Scientist of the Innovation and Entrepreneurship Center of the Ministry of Communications and Information Technology, Egypt. He has several awards, such as the USA National Science Foundation Career Award, the IEEE CAS Outstanding Author Award, the Best Teacher Award at Northwestern University, and many other best teaching awards and best paper awards. He is a Distinguished Lecturer of IEEE CASS. He has also chaired many conferences, such as GLSVLSI, IWSOC, and ISCAS. He was the Editor-in-Chief of IEEE TRANSACTION ON VERY LARGE-SCALE INTEGRATION (TVLSI) and the Chair Elect of the IEEE VLSI Technical Committee. He was on the editorial board of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: FUNDAMENTAL THEORY AND APPLICATIONS and a Guest Editor for the Special Issue on On-Chip Inductance in High-Speed Integrated Circuits of IEEE TRANSACTIONS ON VERY LARGE-SCALE INTEGRATION (VLSI) SYSTEMS. He is on the editorial board of the *Journal of Circuits, Systems, and Computers*.

YOUSSEF ABDEL AZIZ is currently an Assistant Professor with the Department of Physics, School of Sciences and Engineering, The American University of Cairo. He is also a Mathematical Physicist and a Historian of Science. His research interests include mathematical physics, the history of mathematics and ethnomathematics, and environmental studies.

HANI FIKRY RAGAI received the B.Sc. and M.Sc. degrees from Ain Shams University (ASU), Cairo, Egypt, in 1967 and 1972, respectively, the Doctorat de Spécialité degree in electronics from Grenoble University, in 1976, and the Doctorat d'État degree in electronics from INPG, France, in 1980. From 1972 to 1979, he was a Research Assistant with LETI, CEA, Grenoble, France, and THOMSON-EFCIS, Grenoble, from 1979 to 1980. Then, he joined the Electronics

and Communication Engineering (ECE) Department, Faculty of Engineering, Ain Shams University, as an Assistant Professor, from 1980 to 1985. From 1981 to 1984, he was with the Solar Energy Consultancy Sector, CEDUST, French Embassy, Cairo. From 1982 to 1984, he joined the Solar and Photovoltaic Joint Research Project with Alex University and Delft University. Since 1990, he has been a Professor of electronics with the Electronics and Communication Engineering (ECE) Department, Faculty of Engineering, Ain Shams University, where he was also the Director of the Integrated Circuits Laboratory, until 2006. From 1997 to 2002, he was a Consultant with Mentor Graphics and MEMScAP, Egypt. From 2006 to 2011, he was a Professor Emeritus with Ain Shams University. He is also the Head of the Information and Communications Technology Department, The French University of Egypt. Since 1981, he has co-advised more than 100 M.Sc./Ph.D. thesis and coauthored more than 160 articles and one book on *Electronic Devices*. His research interests include modeling and characterization of solar cells and MOS devices, ASICs for wireless sensor nodes, wireless sensor networks for industrial applications, and MEMSbased sensors and energy scavenging. He served as the Co-Chair for the 2007 International Conference in Microelectronics (ICM).