

Received 9 January 2024, accepted 9 February 2024, date of publication 19 February 2024, date of current version 5 March 2024.

Digital Object Identifier 10.1109/ACCESS.2024.3367239

HII RESEARCH ARTICLE

A ZVZCS Full-Bridge Converter Suitable for Renewable Energy-Based MVDC Collection System

SYED WAQAR A[ZEE](https://orcid.org/0000-0001-5779-9405)M®[1](https://orcid.org/0000-0002-0696-9571), (Graduate Student Member, IEEE), MU[HAM](https://orcid.org/0000-0001-5236-4592)MAD EHA[B](https://orcid.org/0000-0002-2561-2009)®2, BINGSEN WANG^{@3}, (Senior Member, IEEE), JOSEP M. GUERRERO^{@4,5,6}, (Fellow, IEEE),

KASHIF M[E](https://orcid.org/0000-0003-1304-3723)HMOOD⁷, AND ALI ALTALBE^{@8,9}

¹School of Electrical Engineering, Southeast University, Nanjing 210096, China

²Department of Electrical Engineering, Soongsil University, Seoul 06978, South Korea ³Propulsion Systems, Stellantis, Auburn Hills, MI 48326, USA

⁴Center for Research on Microgrids (CROM), Department of Electronic Engineering, Technical University of Catalonia, 08019 Barcelona, Spain

5 ICREA, 08010 Barcelona, Spain

⁶CROM, AAU Energy, Aalborg University, 9220 Esbjerg, Denmark

 7 Assistant Dean for Research, United Arab Emirates University, Al Ain, United Arab Emirates

⁸Department of Computer Engineering, Prince Sattam bin Abdulaziz University, Al-Kharj 11942, Saudi Arabia

⁹Faculty of Computing and Information Technology, King Abdulaziz University, Jeddah 21589, Saudi Arabia

Corresponding author: Syed Waqar Azeem (waqar_azeem11@hotmail.com)

This work was supported by Prince Sattam bin Abdulaziz University under Project PSAU/2023/01/29091.

ABSTRACT A zero-voltage zero-current-switching (ZVZCS) full-bridge DC-DC converter, based on a dual transformer with two output filter capacitors, is proposed in this paper. The proposed topology is suitable for application in renewable energy at medium voltage, integrated with a DC collection system. To realize voltage and power regulation for the converter, pulse width modulation (PWM) is employed with a fixed duty cycle for the main switches. Through careful design of the turns ratio of the main transformer, most of the power under full load range is delivered by the main full-bridge circuit, which also achieves zero-voltage switching (ZVS). This significantly reduces the switching losses. A small portion of the total power is delivered by the auxiliary circuit that realizes ZVZCS. Therefore, the turns ratio of the auxiliary transformer can be optimized such that the efficiency of the proposed converter can be improved. The optimzation is discussed in detail, along with the design parameters of the proposed converter. A prototype of 200V-2kV/3kW has been developed to verify the simulation results and validate the working of the proposed scheme.

INDEX TERMS Full-bridge converter, medium voltage direct current (MVDC), zero voltage zero current switching (ZVZCS), high power DC-DC converter, energy efficient.

I. INTRODUCTION

The impact of gas emissions and pollution on the environment is alarmingly increasing, due to which the renewable energy sources have been attracting the attention of researchers all around the world. Renewables, such as offshore wind farms and large solar photovoltaic (PV) systems, are mainly connected at the grid stations on a medium voltage level, and then stepped up to high voltages, for the bulk transmission and distribution of electrical power [\[1\],](#page-9-0) [\[2\].](#page-9-1)

The associate editor coordinating the review of this manuscript and appr[o](https://orcid.org/0000-0001-6640-8955)ving it for publication was Vitor Monteiro.

While comparing the medium voltage AC (MVAC) and medium voltage DC (MVDC) voltages for large-scale integration of renewable energy sources, it can be seen that MVDC has significant advantages over MVAC. These advantages include higher efficiency, increased stability, lower system weight, low cost and absence of reactive power [\[3\],](#page-9-2) [\[4\]. He](#page-9-3)nce, for the large scale integration of renewable energy sources, MVDC technology is recommended. Furthermore, the renewable energy sources output DC power, which makes it easier to integrate multiple sources with the MVDC collection system. This system is free from the problems of frequency stability and reactive power compensation.

 2024 The Authors. This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/ VOLUME 12, 2024 Therefore, this DC collection system is the future trend in power systems.

Different types of high-gain power electronic DC-DC converters have been proposed in literature. Non-isolated power electronic DC-DC converters have been reported in [\[5\]](#page-9-4) and [\[6\]](#page-9-5) for MVDC systems, offering advantages such as lower power rating. A switched-capacitor DC-DC converter has been reported in [\[7\], w](#page-9-6)hich provides low power rating and output capacitance. A high efficiency and low switching loss converter has been observed in [\[8\], w](#page-9-7)hich utilizes a soft-switching topology for its resonant switched-capacitor power electronic converter. However, the main drawback of using these non-isolated power electronic DC-DC converters, is the use of passive components, which result in power losses and high voltage stresses, when used for high voltage applications.

The isolation between the power electronic DC-DC converters can be achieved by using a frequency transformer, depending upon the voltage levels, such as medium-tohigh. As a result of this galvanic isolation, the required protection in renewable energy sources is reduced, and the need for high-voltage switches is eliminated. Therefore, the isolated power electronic DC-DC converters have been widely chosen for high power applications, such as phaseshift full-bridge converters[\[9\],](#page-9-8) [\[10\],](#page-9-9) [\[11\], L](#page-9-10)CC series-parallel resonant converters [\[12\],](#page-9-11) [\[13\], b](#page-9-12)ridge converter of single active type $[14]$, $[15]$ and three phase dual active bridge DC-DC converter [\[16\]. T](#page-9-15)he aforementioned converters are constructed by the full-bridge structure for high-power applications.

For these full-bridge converter topologies, there are two techniques which are used to achieve soft-switching. They reduce the power and switching losses in order to achieve a high gain. The first technique is the ZVS [\[11\],](#page-9-10) [\[17\],](#page-9-16) [\[18\]. T](#page-9-17)he second technique is ZVZCS [\[19\],](#page-9-18) [\[20\]. M](#page-9-19)OSFETs have a high parasitic capacitance, due to which ZVS is most appropriate [\[13\].](#page-9-12) Due to their limited current and voltage ratings, MOSFETs are usually employed in low power applications. On the other hand, IGBTs offer high current and voltage ratings in comparison with MOSFETs, and thus are becoming more prevalent for high power applications. Nonetheless, the IGBTs suffer from tail current effect [\[21\],](#page-9-20) [\[22\].](#page-9-21)

The tail current effect can be minimized by the zero-current switching (ZCS) approach, as it reduces the turn-off switching loss [\[23\],](#page-9-22) [\[24\]. H](#page-9-23)owever, to achieve ZCS, the current has to reach zero before the commutation takes place. This is achieved by either the resonance mode [\[25\]](#page-9-24) or through the current reset mode [\[26\]. T](#page-9-25)he auxiliary circuits of [\[27\]](#page-9-26) and [\[28\]](#page-9-27) have achieved the resonance mode by altering the structure of the converter. The resonance techniques, as used in the LCC resonance type, is beneficial to successfully achieve ZCS, and the output voltage can be regulated by controlling the frequency of the switch [\[29\].](#page-9-28)

The main drawback of these auxiliary circuits is that the inductive filter and electromagnetic compatibility design becomes complex as variable switching frequency is being used $[29]$, $[30]$. The single active bridge converter in $[15]$ employs interleaving currents to reduce the output current ripple. The main drawback of this method is that the conversion efficiency is reduced due to large turn-off currents of the switches. The three phase dual active bridge converter proposed in [\[16\], p](#page-9-15)resented a soft-switching analysis on a large range of operation. However, the switches have to withstand high voltage stresses, which makes it less suitable for high voltage applications. The researchers in [\[31\]](#page-9-30) have presented a topology using full-bridge cells and a dual transformer, for the main IGBT switches while achieving ZCS. However, the transformer and conduction loss increased as a result of the high amplitude triangular current. As a result, the inductive filter design becomes complex and costly to fabricate. All these limitations greatly impact the efficiency, practicality and feasibility of the converter.

In this paper, a full-bridge ZVZCS DC-DC converter based on a dual transformer with two output filter capacitors is proposed, particularly suitable for renewable energy of medium voltage DC collection system. Pulse width modulation (PWM) is adopted in the auxiliary circuit to realize power and voltage regulation of the whole converter. This allows for the basic full-bridge four switches to operate with the fixed duty cycle, which has the advantages of simple control. From optimization, the turns ratio of the primary transformer and the primary full-bridge converter can transfer significant power, and concurrently achieve ZCS, within the full load range. This remarkably reduces the switching losses. In addition, the turns ratio of the secondary transformer can be optimized to further reduce the converter losses, and improve the conversion efficiency. Moreover, the converter adopts output capacitive filtering for medium and high output voltages, and avoids using large inductance and high voltages.

This paper is organized as follows. Section [II](#page-1-0) presents the circuit design and the operating principle of the proposed converter. The parameter design is reported in Section [III.](#page-3-0) Section [IV](#page-5-0) presents the simulation analysis to validate the design of the proposed converter. To validate the simulation results and effectiveness of the proposed topology. Experimental testing has been performed on a hardware prototype and the results are reported in Section [V.](#page-7-0) Section VI summarizes the findings of this paper.

II. CIRCUIT DESIGN AND OPERATION PRINCIPLE

The full-bridge converter structure is employed to accommodate IGBTs for high power applications. To achieve high efficiency at high power levels, ZVZCS can be realized for the switches, such that it will operate with a 50% fixed duty cycle, without the requirement of additional control circuitry. This is adopted in the discontinuous conduction mode (DCM), which is usually employed in resonant transformers and traction systems. However, its main drawback is that this mode is unable to sustain in high power applications. To eliminate the aforementioned drawback, an auxiliary circuit is realized in Fig. [1,](#page-2-0) such that its control will allow the IGBTs to operate

FIGURE 1. Proposed converter.

in DCM, where both the currents and voltages will decline to zero. By adjusting the transformer turns ratios, the current can be set such that larger current flows through the main switches and a smaller current flows through the auxiliary switches, which results in smaller control current and low switching losses.

A ZVZCS full-bridge converter is proposed, according to the above analysis. The proposed converter is responsible for ZVZCS operation, and is shown in Fig. [1.](#page-2-0) The full-bridge circuit is a combination of four main IGBT switches *Q*1−*Q*4, an inductor L_r and a transformer T_{r1} , with a turns ratio N_1 . The auxiliary circuit consists of two MOSFET switches Q_5 and Q_6 , driving capacitors C_{in1} and C_{in2} , diodes for freewheeling operations D_{f1} and D_{f2} , and a transformer T_{r2} , with a turns ratio N_2 . It can be observed from Fig. [1](#page-2-0) that both the secondary terminals of the transformers are connected. This is done to achieve an input of voltage-doubler rectifier circuit, such that the current remains the same. The distribution of power is such that approximately 90% power is delivered by the full-bridge converter and the remaining power is delivered by the auxiliary circuit.

FIGURE 2. Key waveforms of the proposed converter.

Fig. [2](#page-2-1) shows the key waveforms of the proposed converter. The gating pulse alternates for the switches *Q*1,*Q*⁴ and *Q*2,*Q*3,

with a fixed duty cycle of 50% and adequate dead time. The switches Q_1/Q_4 and Q_2/Q_3 are out of phase. For the switches *Q*5,*Q*6, PWM based control is used, which acts on the leading edges of *Q*1,*Q*4. The output voltages of the proposed converter are controlled by the duty pulses of *Q*5,*Q*6. The following assumptions are in place for the analyses:

- 1) All the semiconductor devices being used are considered as ideal devices.
- 2) The input capacitors C_{in1} , C_{in2} are kept of the same value which results in $V_{\text{cin1}} = V_{\text{cin2}} = V_{\text{in}}/2$.
- 3) The filter capacitors C_{01} , C_{02} are kept of same large value which helps the output voltage reach steady state such that $V_{o1} = V_{o2} = V_{o}/2$.
- 4) The leakage inductance of the auxiliary transformer T_{r2} is deemed negligible due to small value.

For simplicity, only the half-cycle of the proposed circuit will be discussed. The four operation modes of the converter are shown in Fig. [3.](#page-3-1) The new cycle of switching starts at time t_0 . At the instant of t_0 , the switches Q_1 , Q_4 , Q_5 are turned-ON and *Q*2,*Q*³ are turned-OFF. No current flows through any of the switches before the starting time instant *t*0. The switches *Q*1,*Q*⁴ are turned-ON with ZCS and *Q*2,*Q*³ are turned-OFF with ZCS. Furthermore, the voltage across Q_5 is zero, and thus it is turned-ON with ZVZCS, whereas the voltage across Q_6 in $V_{in}/2$. The complete analysis is presented as follows:

Mode 1) This mode operates from t_0 to t_1 . The primary current i_{p1} from T_{r1} flows through Q_1, Q_4, L_r, T_{r1} and C_{in1} , which results in $v_{AB} = V_{in}$. Similarly, the primary current i_{p2} from T_{r2} flows through the windings of Q_1, Q_4, Q_5, T_{r2} , the parasitic capacitance of Q_6 and C_{in1} . At the instant t_0 , the voltages across Q_6 discharges from $0.5V_{in}$ to zero, which results in $v_{AC} = 0.5V_{in}$. Fig. [3\(a\)](#page-3-1) shows that current i_{p1} flows through Q_1, L_r, T_{r1} and Q_4 , while i_{p2} flows through T_{r2}, Q_5 and *Q*1. Thus, the current flowing through the switches *Q*1,*Q*⁴ is the sum of both i_{p1} , i_{p2} .

Mode 2) This mode operates from t_1 to t_2 . Due to the voltage across Q_6 is reduced to zero in the previous mode at instant t_1 , the current i_{p2} also flows through the body diode of the switch Q_6 . This results in the similar path taken by i_{p1} . This causes a linear increase in the current through *L^r* . The point voltages at this instant are the same as in Mode-1 i.e., $v_{AB} = V_{in}$ and $v_{AC} = 0.5V_{in}$. The primary current i_{p2} from T_{r2} flows through Q_1, Q_4, Q_5 and C_{in1} . The voltages at the secondary terminal of T_{r1} is $0.5(V_o - N_2V_{in})$ and that of T_{r2} is $0.5V_{in}N_2$. For proper working of the circuit in this mode, *vLr* much be greater than zero. This results in linear increments in i_{p1} , i_{p2} , i_{DR1} and v_{p1} whereas v_{p2} decreases in a nonlinear manner as shows in Fig. [4.](#page-4-0) The current i_{p2} now flows through the anti-parallel diode of *Q*6. Fig. [3\(b\)](#page-3-1) shows the current flowing through the switches *Q*1,*Q*⁴ as the sum of both i_{p1}, i_{p2} .

$$
V_{Lr} = V_{in} + 0.5N_2V_{in}/N_1 - V_o/2N_1
$$
 (1)

$$
i_{p1}(t) = \frac{V_{in} + 0.5N_2V_{in}/N_1 - V_o/(2N_1)}{L_r}(t - t_0)
$$
 (2)

FIGURE 3. Circuit paths of the four modes of operation of the proposed converter.

$$
i_{p_2}(t) = i_{p_1}(t) N_2/N_1
$$
\n(3)

$$
i_{DR1}(t) = i_{p_1}(t) / N_1
$$
\n(4)

Mode 3) This mode operates from t_2 to t_3 . The switch Q_5 is turned-OFF with ZCS. The current i_{p2} which was flowing through the body diode of *Q*6, now starts to charge the parasitic capacitance of *Q*5, resulting in a shorter charge time, which is thus negligible. The voltages across Q_5 approaches 0.5 V_{in} , thus causing the current i_{p2} to now flow through Q_1 and D_{f1} . There is no current flow through the switches Q_5 , Q_6 which results in $v_{AC} = 0$

$$
i_{Lr} = V_{in} - V_o/(2N_1)
$$
\n⁽⁵⁾

For proper working of this mode, *vLr* must be smaller than zero, which causes a linear decay in the currents i_{p1}, i_{p2}, i_{DR1} , given as:

$$
i_{p1}(t) = \frac{V_{in} + \frac{N_2 V_{in} - V_o}{2N_1}}{L_r} \frac{D}{T_s} + \frac{V_{in} - \frac{V_o}{2N_1}}{L_r}(t - t_1) \tag{6}
$$

$$
i_{DR1}(t) = i_{p_1}(t) / N_1
$$
 (7)

$$
i_{p_2}(t) = i_{p_1}(t) N_2/N_1
$$
\n(8)

Here, the duty ratio for the switches Q_5 , Q_6 is denoted by D. The switching time period is given by T_s . Fig. [3\(c\)](#page-3-1) shows the current flowing the switch Q_4 , as the sum of both i_{p1}, i_{p2} .

Mode 4) This mode operates from *t*³ to *t*4. Through proper design on L_r , N_1 , N_2 , the currents i_{p1} , i_{p2} , i_{DR1} decrease to zero at the instant t_3 . The diodes D_{f1} , D_{R1} are turned-OFF with ZCS. The magnitude of the reflected voltage is smaller than the rectified voltage such that $N_1V_{in} - N_2 < 0.2V_0$. The switches Q_1 , Q_4 are turned-ON in this mode but no current flows through them. The load is supplied by $i_{p1}, i_{p2}, i_{DR1}, C_{o1}$ and C_{o2} . Fig. [3\(d\)](#page-3-1) shows the current path of Mode-4.

The instant *t*⁴ marks the end of the first half switching cycle and at the same time the start of the second half switching cycle. Now, the switches *Q*2,*Q*3,*Q*⁶ are turned-ON with ZCS and Q_1 , Q_4 are turned-OFF with ZCS, as the L_t is responsible for the limiting of the current rise. Due to the voltage across the switch *Q*⁶ being zero from Mode-3 to Mode-4, it is thus turned-ON with ZVZCS.

A fixed gating sequence method has been employed for the switches *Q*¹ *Q*4. However, they can also be operated with PWM such that at instant t_3 , the switches Q_1, Q_4 can be turned-OFF. As there is no current flowing through these switches, the PWM based control will not affect the operation and working of the proposed converter. The main drawback of employing the PWM based control for switches *Q*¹ *Q*⁴ is that a current sensor is required to verify ZCS switching to note the exact time instant of *t*3. Hence, the PWM based control is not selected for the first four switches. To summarize, the switches Q_1 Q_4 need to withstand V_{in} so that they can be turned-ON and OFF with ZCS. The switches *Q*5,*Q*⁶ need to withstand 0.5*Vin* to be turned-ON with ZVZCS and turned-OFF with ZVS. Table [1](#page-3-2) presents the switching characteristics of the switches and diodes considered in the above mentioned analysis.

TABLE 1. Voltage Stress and Switching Characteristics.

	$Q_1 Q_4$	Q_5,Q_6	D_{f1}, D_{f2}	D_{R1}, D_{R2}
Turn-ON	ZCS	ZVZCS		
Turn-OFF	ZCS	ZVS	ZCS	ZCS
Voltage Stress	V_{in}	$0.5V_{in}$	V_{in}	

III. PARAMETER DESIGN

The specifications of the proposed converter for this experimental research is presented in Table [2.](#page-4-1)

TABLE 2. Specifications.

A. TURNS RATIO

The turns ratio is an important design parameter for every industrial application. The turns ratio of the transformer must be sized such that the full-bridge part provides most of the power, and the auxiliary circuit provides the remaining power. To keep the discussion simple, only the first half-cycle will be discussed to demonstrate the effect of the turns ratio on the distribution of power between the two parts of the circuit. Assuming that the transmission efficiency of the proposed converter is 100%, the total power P_{tot} of $[t_0,t_4]$ can be expressed as:

$$
P_{tot} = \frac{2}{T_s} \frac{V_o}{2} \int_{t_0}^{t_3} i_{DR1} dt = \frac{V_o}{T_s} \int_{t_0}^{t_2} i_{DR1} dt
$$
 (9)

During $[t_0,t_4]$, the power transferred by the T_{r1} is expressed as:

$$
P_m = \frac{2}{T_s} V_{in} \int_{t_0}^{t_3} i_{p1} dt = \frac{2V_{in}}{T_s} \int_{t_0}^{t_2} i_{p1} dt \qquad (10)
$$

From (3) and (7) , P_m also can be expressed as:

$$
P_m = \frac{2V_{in}}{T_s} \int_{t_0}^{t_2} N_1 i_{DR1} dt = \frac{2N_1 V_{in}}{T_s} \int_{t_0}^{t_2} i_{DR1} dt \qquad (11)
$$

Combining (9) and (11) , one can obtain

$$
\frac{P_m}{P_{tot}} = \frac{2N_1 V_{in}}{V_o} \tag{12}
$$

The power transferred by the auxiliary circuit as a result of the law of conservation of energy is expressed by the following:

$$
P_a = P_{tot} - P_m \tag{13}
$$

The power distribution is given as follows from (12) and (13) :

$$
\frac{P_m}{P_a} = \frac{P_m}{P_{tot} - P_m} = \frac{2N_1V_{in}}{V_o - 2N_1V_{in}}\tag{14}
$$

The ratio of P_m/P_a is estimated once N_1 and the voltages are calculated. Fig. [4](#page-4-0) shows the power ratios and their specifications. It can be observed that with the increase in *N*1, the ratio P_{in}/P_{tot} increases and the ratio P_a/P_{tot} decreases. Therefore, this is clear indication that the value of N_1 is the deciding factor for the power distribution between the full-bridge and the auxiliary circuit. Furthermore, the value of *N*¹ must be large such that it can process greater power for the full-bridge circuit as compared to the auxiliary circuit. From Fig [4,](#page-4-0) if the value of N_1 is set to be 4.5, then the ratio of $P_{in}/P_{tot} = 90\%, P_{a}/P_{tot} = 10\%$ and $P_{m}/P_{a} = 9:1$. The rise time of this half-cycle is greater than that of the fall time from the Fig [2,](#page-2-1) and thus the time ratio r_t of the rise time to fall time can be either smaller, larger or equal to 1, as determined

FIGURE 4. Power distribution versus N_1 **.**

from *N*2. From [\(15\)](#page-4-6) and the law of volt-second balance of the inductor, the value of r_t is given by:

$$
r_t = \frac{t_1 - t_0}{t_2 - t_1} = \frac{V_o/2 - N_1 V_{in}}{N_1 V_{in} + 0.5 N_2 V_{in} - V_o/2}
$$
(15)

This equation can be rearranged to get the following:

$$
N_2 = \frac{(V_o - 2N_1V_{in})(1 + r_t)}{V_{in}r_t}
$$
\n(16)

As we have assumed the value of N_1 to be 4.5, then from (16) , the curve of r_t versus N_2 is given in Fig. [5.](#page-4-8) It can be observed that with the decrease of r_t , the value of *N*² increases. Therefore, this shows the effect of the value of *N*² on the power loss of the converter.

FIGURE 5. Curve of r_t versus N_2 when $N_1 = 4.5$.

B. INDUCTOR L_R'

The use of a high-voltage inductor must be minimized along with decreasing the low-voltage inductance. The total of the rise time and fall time equals *Ts*/2. These times are expressed as:

$$
T_r = t_1 - t_0 = T_s r_t / (2 + 2r_t)
$$
 (17)

$$
T_f = t_2 - t_1 = T_s/(2 + 2r_t)
$$
 (18)

The inductance can be expressed from (2) and (17) as:

$$
L_r = T_s \frac{(N_1 V_{in} + \frac{1}{2} N_2 V_{in} - \frac{V_o}{2})(V_o - 2N_1 V_{in})}{2N_1 N_2 V_{in} I_{peak}}
$$
(19)

Vo

where I_{peak} represents the peak current of i_{p1} , at the rated power. For proper operation of the converter, the value of the inductor must be kept smaller than the value calculated in [\(19\).](#page-4-10)

FIGURE 6. Relationship of L_t and N_2 when $N_1 = 4.5$.

The relationship curve of L_r and N_2 is given in Fig. [6,](#page-5-1) from (19) . It can be observed that the inductance increases with increase in N_2 .

C. OUTPUT FILTER CAPACITORS 'C_{O1} & 'C_{O2}'

The voltage-doubler rectifier configuration is employed to reduce the turns ratio of the main transformer, and the output filter capacitors are employed to reduce the high voltage ripples caused as a result of high current ripples. The charging stage of C_{o1} is represented by "*U*", such that $i_{Co1} = i_{DR1}$ – $I_{load} > 0$ and the discharging state is represented by "*D*", such that $i_{Co1} < 0$. This causes the areas " U'' equal to "*D*" at the steady state condition. The load current can be expressed as:

$$
I_{load} = \frac{P_N}{V_o} = \frac{1}{T_s} \int_{t_0}^{t_3} i_{DR1} dt = \frac{1}{4} \frac{I_{peak}}{N_1}
$$
 (20)

where the peak value of i_{DR1} is given by the ratio I_{peak}/N_1 . From (17) and (20) , it is estimated that the time interval for "*U*" is $3T_s/8$ for any value of r_t . From this estimation, the value of the peak-to-peak voltage ripple is given as:

$$
\Delta V_{pp} = \frac{1}{C_{o1}} \left(\frac{I_{peak}/N_1 - I_{load}}{2} \right) \frac{3Ts}{8}
$$
 (21)

Both [\(20\)](#page-5-2) and [\(21\)](#page-5-3) are combined to give the values of the output filter capacitors as:

$$
C_{o1} = C_{o2} = \frac{9}{64} \frac{I_{peak}}{N_1 \Delta V_{pp} f_s}
$$
 (22)

D. DESIGN EXAMPLE

This subsection provides a step by step design example, which is reported as Case A in the next section of Simulation Analysis. First of all, the input voltage *Vin* and output voltage V_o is determined to be 1.5 kV and 15 kV, respectively. The switching frequency f_s of the converter is 10 kHz, and the rated power is 1 MW. The time ratio *r^t* is designed according

VOLUME 12, 2024 **32439**

to (15) , which is selected as 0.5. From the previous subsection and Fig [4,](#page-4-0) N_1 is set to be 4.5 and N_2 is selected according to [\(16\),](#page-4-7) which turns out to be 1.5. The load current *Iload* is determined from [\(20\)](#page-5-2) based upon the rated power and the output voltage, and is 67 A. Equation (20) can also be used to determine the peak current *Ipeak* based upon the load current value, and is calculated to be 1.2 kA. The inductor L_r value is calculated from (19) , and is 2.315 μ *H*. For estimating the output filter capacitors, the peak-to-peak voltage ripple ΔV_{pp} is calculated from (21) , which is nearly 1% of the output voltage, and is 150 V. Finally, the output capacitors *Co*¹ and C_{o2} are estimated to be 25 μ *F* from [\(22\).](#page-5-4)

E. COMPARISON WITH OTHER CONVERTERS

A number of dual transformer based converter topologies are proposed in the literature. In order to demonstrate the excellent performance and effectiveness of the proposed converter, a comparison of the existing literature with the proposed converter is provided in Table [3.](#page-6-0)

IV. SIMULATION ANALYSIS

To verify the operating principle of the proposed converter, and estimating the effect of the turns ratio N_2 on the losses and the current magnitude, a simulation is performed using PLECS software. Three cases A,B and C have been developed for the simulation analysis with different parameters. These key parameters used in the simulation are listed in Table [4.](#page-6-1) For all the cases, the value of the turns ratio N_2 is kept different to analyze its effect on the inductor L_r and capacitors C_{o1} and *Co*2, along with the other parameters to verify ZVZCS. The theoretical power P_N is slightly larger than the real power P_o .

The turns ratio of N_1 is the main determinant in the power transfer between the main full-bridge and the auxiliary fullbridge circuits. However, the turns ratio N_2 has significant impact on the overall power losses of the converter. To determine the affect of the turns ratio N_2 , three cases A $(N_2 = 1.5, n = 0.5)$, B $(N_2 = 1.25, n = 0.25)$ and C $(N_2 = 1.1, n = 0.1)$ have been considered, while keeping the turns ratio $N_1 = 4.5$ similar for all the cases, to keep the power distribution same for any value of *N*2. Three different current waveforms are represented by these cases, which are T_r < T_f , T_r = T_f and T_r > T_f , respectively. For the three cases, the value of the inductance L_r can be determined from (19) for different values of N_2 . From (20) , the average and peak values of i_{p1} are same for the three cases. As the currents flowing through the secondary windings of both the transformers is identical, the primary current i_{p2} and the currents flowing through *Q*5,*Q*⁶ are directly proportional to the value of N_2 . The currents through Q_3 , Q_4 are the sum of both i_{p1}, i_{p2} , therefore, they also vary directly with the value of *N*2. To ensure the working of the converter in DCM, the total power *Ptot* of the converter is taken lower than the rated power of 1 MW.

The Fig. [7](#page-6-2) shows the simulation waveforms of v_{AB} , v_{AC} , v_{Lr} , i_{p1} and i_{p2} for the three cases. The Fig. [8](#page-6-3) shows the waveforms of i_{p1}, i_{p2} and current through Q_1 for the three

FIGURE 7. Simulation waveforms showing v_{AB} , v_{AC} , v_{Lr} , i_{p1} and i_{p2} for the three cases.

FIGURE 8. Simulation waveforms of the three cases. (a) i_{p1} , (b) i_{p2} , (c) Current flowing through switch $\bf{Q}_1.$

TABLE 4. Simulation parameters.

cases. From Fig. $8(a)$, the primary current i_{p1} has the same average and peak values for different time ratio *r^t* . Thus,

the losses in the switches Q_1, Q_2 are the same in all the three cases for different N_2 . From Fig. $8(b)$, the values of i_{p2} are different for all the cases with significant differences in both the average and peak values. The conduction loss can be categorized as A>B>C, due to the fact that the turn-OFF currents of Q_5 , Q_6 are equal to the peak current value of i_{p2} , thus implying that case C has the minimum conduction losses. From Fig. $8(c)$, it can be observed that the current through $Q_3(Q_4)$ is the sum of the currents through $Q_2, Q_6(Q_1, Q_5)$, where the smallest value current flows through $Q_3(Q_4)$. It can be observed from these three cases that the smaller the value of N_2 , the smaller the average and peak current values through the switches *Q*³ *Q*6, which results in reduced switching and conduction

FIGURE 9. Experimental results of v_{AB} , v_{AC} , i_{p1} and i_{p2} for the three cases.

FIGURE 10. Experimental results of v_{GE} , v_{CE} and current of \mathcal{Q}_1 for the three cases.

losses. One point to note is that ideal transformers have been used in the above simulation analysis without considering their losses. The main transformer processes same power, same turns ratio, same average and peak values for all the three cases. Therefore, the losses of the main transformer is approximately the same for all the three cases. The auxiliary transformer for all the three cases also processes the same power and current values, but in case C, it has a much smaller value of primary current than in cases A and B, which leads to the conclusion that the auxiliary transformer of case C is the most loss effective. To summarize the simulation results, the value of N_2 must be kept small such that the inductance required is also small and the conversion efficiency is high.

V. EXPERIMENTAL RESULTS

From the theoretical calculations and simulation analysis, and to verify the performance of the proposed scheme, low-power prototypes have been designed for the three cases. For the three cases, the value of N_1 has been kept the same and N_2 is different for each case. The semiconductor devices used in this experiment are presented in Table [5](#page-7-1) and the parameters of the proposed converter for each respective case is mentioned in Table [6.](#page-7-2) As given from the simulation, to ensure the working of the converter in DCM, the output P_o is kept less than the rated power P_N . The transformers are built using toroidal ferrite cores from TDK (PE22 T96 \times 20x70 and $T72 \times 20x48$) suitable for high power applications and a EE ferrite core from TDK (PE22 EE70), is used for building the inductors. Litz wire is used for the windings of both the transformers and the inductor.

TABLE 5. Semiconductor devices.

TABLE 6. Experimental parameters.

The currents of the primary side for both transformers and the waveforms of the voltages *vAB*,*vAC* is presented in Fig. [9](#page-7-3) for the three cases. The peak value of v_{ab} is 200 V, equal to V_{in} . A small spike can be observed in the waveform of v_{ac} at the start of each half switching cycle with an amplitude of 0.5*Vin*. It can be observed from Fig. [9](#page-7-3) that the peak current i_{p1} is the same in all three cases, thus representing the same amount of power due to same value of *N*1. The value of primary current i_{p2} is greater in case A as compared to cases B and C, because the value of N_2 is smaller in cases B and C. Moreover, due to

FIGURE 11. Experimental results of v_{GS} , v_{DS} and current of Q_5 for the three cases.

FIGURE 12. Zoomed in results of switch \mathbf{Q}_5 turn-OFF for the three cases.

small N_2 , the peak current value of i_{p2} is also small, which validates the theoretical and simulation analysis.

The waveforms of gate-emitter voltage *vGE*, collectoremitter voltage v_{CE} and the collector current of the switch Q_1 is presented in Fig. [10.](#page-7-4) The switching of Q_1 is realized by ZCS for both turn-ON and turn-OFF. Due to the small magnetic inductance of T_{r1} , small current ripples are observed when the currents decay to their lowest values. At rated power, the peak current of Q_1 is greater than the magnetic current. The turn-OFF current of Q_5 is also greater than the magnetic current. Therefore, high conversion efficiency can be achieved while reducing the switching losses considerably. Soft-switching for all the switches is achieved due to DCM operation of the proposed converter, especially for light loads.

The current and voltage waveforms for the switch Q_5 is presented in Fig. [11.](#page-8-0) The peak voltage of the switch *Q*⁵ with $0.5V_{in}$ is 100 V. Before the turn-OFF of Q_5 , its voltage is zero and current has also decayed to zero. Therefore, ZVZCS is realized for the switch Q_5 . When compared to Fig. [12,](#page-8-1) it can be observed that the peak current of the switch Q_5 is smaller in the cases B and C, as compared to case A, where the turn-OFF current equals the smaller current value. Hence, the case A has the least switching and conduction losses. A minimal parallel parasitic capacitance exists between the source and the drain for the auxiliary switches to realize turn-OFF by ZVS. The gate-source voltage *vGS* , drain-source voltage *vDS* and drain current i_{05} for switch Q_5 is presented in Fig. [12,](#page-8-1) which clearly shows that the switch Q_5 is turned-ON with ZVZCS and in the zoomed-IN part, turned-OFF with ZVS.

For the three cases, the conversion efficiencies are presented in Fig. [13.](#page-8-2) It can be observed that the conversion efficiency of the proposed converter is above 95.8%, for a

FIGURE 13. Efficiency curves for the three cases.

wide range of load. The efficiency of case C is slightly more than that of cases A and B.

VI. CONCLUSION

A ZVZCS full-bridge DC-DC converter based on a dual transformer with two output capacitive filter working in DCM, has been proposed in this paper. The proposed converter contains four main switches, two auxiliary switches, one main and one auxiliary transformer. The current stress and power processed by the auxiliary switches are much lower and smaller than that of main switches, respectively. The turns ratio of the main transformer determines the power distribution between the two transformers. A full-bridge DC-DC converter is proposed based on ZCS approach, which realizes ZCS for all the main switches. As the voltage stresses in the auxiliary switches are lower than the main switches, MOSFETs can be employed for the auxiliary switches, which

can realize ZVZCS turn-ON. As a result, high efficiency can be obtained while significantly reducing the switching loss of the converter. The design parameters have been derived along with detailed discussion of the operation principles of the proposed PWM based full-bridge converter. Simulation results are in accordance with the derived operation principles and experimental results further verify the performance of the proposed converter. High experimental efficiency has been achieved over a wide load range.

REFERENCES

- [\[1\] C](#page-0-0). Rahmann, V. Vittal, J. Ascui, and J. Haas, ''Mitigation control against partial shading effects in large-scale PV power plants,'' *IEEE Trans. Sustain. Energy*, vol. 7, no. 1, pp. 173–180, Jan. 2016.
- [\[2\] S](#page-0-1). Cui, N. Soltau, and R. W. De Doncker, ''A high step-up ratio softswitching DC–DC converter for interconnection of MVDC and HVDC grids,'' *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 2986–3001, Apr. 2018.
- [\[3\] C](#page-0-2). Meyer, *Key Components for Future Offshore DC Grids*. RWTH Aachen: Shaker, 2007.
- [\[4\] Y](#page-0-3). Chen, Z. Li, S. Zhao, X. Wei, and Y. Kang, ''Design and implementation of a modular multilevel converter with hierarchical redundancy ability for electric ship MVDC system,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 189–202, Mar. 2017.
- [\[5\] H](#page-1-1). Athab, A. Yazdani, and B. Wu, ''A transformerless DC–DC converter with large voltage ratio for MV DC grids,'' *IEEE Trans. Power Del.*, vol. 29, no. 4, pp. 1877–1885, Aug. 2014.
- [\[6\] W](#page-1-2). Chen, A. Q. Huang, C. Li, G. Wang, and W. Gu, ''Analysis and comparison of medium voltage high power DC/DC converters for offshore wind energy systems,'' *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 2014–2023, Apr. 2013.
- [\[7\] W](#page-1-3). Qian, D. Cao, J. G. Cintron-Rivera, M. Gebben, D. Wey, and F. Z. Peng, ''A switched-capacitor DC–DC converter with high voltage gain and reduced component rating and count,'' *IEEE Trans. Ind. Appl.*, vol. 48, no. 4, pp. 1397–1406, Jul. 2012.
- [\[8\] W](#page-1-4). Chen, X. Ruan, and R. Zhang, ''A novel zero-voltage-switching PWM full bridge converter,'' *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 793–801, Mar. 2008.
- [\[9\] J](#page-1-5). You, D. M. Vilathgamuwa, N. Ghasemi, and B. Fu, ''Virtual resistorbased integrated DC bus voltage conditioner for stability improvement of cascaded power converters,'' *IEEE Access*, vol. 7, pp. 95959–95969, 2019.
- [\[10\]](#page-1-6) D.-D. Tran, H.-N. Vu, and W. Choi, "A novel quasi-resonant ZVZCS phase shift full bridge converter with an active clamp in the secondary,'' in *Proc. IEEE 8th Int. Power Electron. Motion Control Conf. (IPEMC-ECCE Asia)*, May 2016, pp. 492–495.
- [\[11\]](#page-1-7) S.-T. Wu and B.-Y. Yang, ''Design and implementation of an isolated bidirectional phase-shift full-bridge converter with high transformation ratio,'' *IEEE Access*, vol. 11, pp. 17945–17955, 2023.
- [\[12\]](#page-1-8) G. Li, J. Xia, K. Wang, Y. Deng, X. He, and Y. Wang, ''Hybrid modulation of parallel-series *LLC* resonant converter and phase shift full-bridge converter for a dual-output DC–DC converter,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 2, pp. 833–842, Jun. 2019.
- [\[13\]](#page-1-9) X. Tan and X. Ruan, "Optimal design of DCM LCC resonant converter with inductive filter based on mode boundary map,'' *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4144–4155, Aug. 2015.
- [\[14\]](#page-1-10) M. Najjar, A. Moeini, M. K. Bakhshizadeh, F. Blaabjerg, and S. Farhangi, ''Optimal selective harmonic mitigation technique on variable DC link cascaded H-bridge converter to meet power quality standards,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 1107–1116, Sep. 2016.
- [\[15\]](#page-1-11) K. Park and Z. Chen, "Analysis and design of a parallel-connected single active bridge DC–DC converter for high-power wind farm applications,'' in *Proc. 15th Eur. Conf. Power Electron. Appl. (EPE)*, Sep. 2013, pp. 1–10.
- [\[16\]](#page-1-12) H. A. B. Siddique, S. M. Ali, and R. W. De Doncker, ''DC collector grid configurations for large photovoltaic parks,'' in *Proc. 15th Eur. Conf. Power Electron. Appl. (EPE)*, Sep. 2013, pp. 1–10.
- [\[17\]](#page-1-13) S. Shao, H. Chen, X. Wu, J. Zhang, and K. Sheng, "Circulating current and ZVS-on of a dual active bridge DC–DC converter: A review,'' *IEEE Access*, vol. 7, pp. 50561–50572, 2019.
- [\[18\]](#page-1-14) J. Zeng, Z. Yan, J. Liu, and Z. Huang, "A high voltage-gain bidirectional DC–DC converter with full-range ZVS using decoupling control strategy,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 2775–2784, Sep. 2020.
- [\[19\]](#page-1-15) S. W. Azeem, W. Chen, I. Tariq, H. Ye, and D. Kaija, ''A hybrid resonant ZVZCS three-level converter suitable for photovoltaic power DC distribution system,'' *IEEE Access*, vol. 8, pp. 114981–114990, 2020.
- [\[20\]](#page-1-16) Y. Shi, L. Feng, Q. Li, and J. Kang, ''High power ZVZCS phase shift full bridge DC–DC converter with high current reset ability and no extra electrical stress,'' *IEEE Trans. Ind. Electron.*, vol. 69, no. 12, pp. 12688–12697, Dec. 2022.
- [\[21\]](#page-1-17) D. Dujic, G. K. Steinke, M. Bellini, M. Rahimo, L. Storasta, and J. K. Steinke, ''Characterization of 6.5 kV IGBTs for high-power mediumfrequency soft-switched applications,'' *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 906–919, Feb. 2014.
- [\[22\]](#page-1-18) A. Mousavi, P. Das, and G. Moschopoulos, "A comparative study of a new ZCS DC–DC full-bridge boost converter with a ZVS active-clamp converter,'' *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1347–1358, Mar. 2012.
- [\[23\]](#page-1-19) Z. Yin, J. Hu, H. Shu-hung Chung, and A. Ioinovici, "A ZCS-PWM voltage-driven three-level converter with a secondary-side simple soft-switching snubber,'' *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7542–7552, Dec. 2016.
- [\[24\]](#page-1-20) S. W. Azeem, I. Tariq, K. Mehmood, M. Ehab, M. Rizwan, and M. A. Mond, ''Hybrid resonant three-level ZCS converter suitable for photovoltaic power MVDC distribution network,'' *IET Renew. Power Gener.*, vol. 14, no. 11, pp. 1956–1963, Aug. 2020.
- [\[25\]](#page-1-21) S. W. Azeem, W. Chen, Y. Jinjie, and I. Tariq, "A hybrid resonant threelevel ZCS converter suitable for medium voltage DC distribution network,'' in *Proc. IEEE Appl. Power Electron. Conf. Exposit. (APEC)*, Mar. 2020, pp. 2968–2972.
- [\[26\]](#page-1-22) X. Ruan and Y. Yan, "Soft-switching techniques for PWM full bridge converters,'' in *Proc. IEEE 31st Annu. Power Electron. Specialists Conf. Conf.*, vol. 2, 2000, pp. 634–639.
- [\[27\]](#page-1-23) A. Mousavi and G. Moschopoulos, ''A new ZCS-PWM full-bridge DC–DC converter with simple auxiliary circuits,'' *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1321–1330, Mar. 2014.
- [\[28\]](#page-1-24) S. W. Azeem, K. Mehmood, K. M. Cheema, M. F. Tahir, and A. M. El-Sherbeeny, ''Dual-transformer-based hybrid resonant three-level ZCS converter,'' *Energy Rep.*, vol. 7, pp. 421–429, Nov. 2021.
- [\[29\]](#page-1-25) J. Liu, L. Sheng, J. Shi, Z. Zhang, and X. He, ''LCC resonant converter operating under discontinuous resonant current mode in high voltage, high power and high frequency applications,'' in *Proc. 24th Annu. IEEE Appl. Power Electron. Conf. Exposit.*, 2009, pp. 1482–1486.
- [\[30\]](#page-1-26) C. Liu, H. Liu, G. Cai, S. Cui, H. Liu, and H. Yao, ''Novel hybrid LLC resonant and DAB linear DC–DC converter: Average model and experimental verification,'' *IEEE Trans. Ind. Electron.*, vol. 64, no. 9, pp. 6970–6978, Sep. 2017.
- [\[31\]](#page-1-27) K. Park and Z. Chen, "A double uneven power converter-based DC–DC converter for high-power DC grid systems,'' *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7599–7608, Dec. 2015.
- [\[32\]](#page-0-4) V. N. S. R. Jakka, A. Shukla, and G. Demetriades, ''Three-winding transformer based asymmetrical dual active bridge converter,'' *IET Power Electron.*, vol. 9, no. 12, pp. 2377–2386, Oct. 2016.
- [\[33\]](#page-0-4) Y. Liang, X. Liu, G. Xu, and S. Yue, "A dual-transformer-based bidirectional DC–DC converter of using blocking capacitor for wide ZVS range,'' *IEEE Access*, vol. 8, pp. 170568–170578, 2020.

SYED WAQAR AZEEM (Graduate Student Member, IEEE) was born in Kohat, Pakistan, in 1989. He received the B.S. degree in electrical engineering from Northwestern Polytechnical University, Xi'an, China, in 2013, the M.S. degree from Xi'an Jiaotong University, Xi'an, in 2016, and the Ph.D. degree from Southeast University, Nanjing, China, in 2021. His research interests include three-level converters, soft-switching techniques, high-power, and high-voltage dc/dc converters.

MUHAMMAD EHAB received the B.S. degree (Hons.) in electrical engineering from The University of Lahore, Lahore, Pakistan, in 2019, and the M.S. degree in electrical engineering from Soongsil University, Seoul, South Korea, in 2023. His research interests include the analysis, design, and development of switching power converters for renewable energy applications, carbon nanotubes as a material for power electronics, pulsed power supplies, and high-frequency switching

converters. He received the Gold Medal for academic excellence from The University of Lahore.

BINGSEN WANG (Senior Member, IEEE) was born in China. He received the M.S. degree in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 1997, the M.S. degree in electrical engineering from the University of Kentucky, Lexington, KY, USA, in 2002, and the Ph.D. degree in electrical engineering from the University of Wisconsin-Madison, Madison, WI, USA, in 2006.

From 1997 to 2000, he was an Electrical Engineer with Carrier Air Conditioning Equipment Company, Shanghai, China. He was also with General Electric Global Research Center, New York, as a Power Electronics Engineer. While being with GE, he was engaged in various research activities in power electronics, mainly focused in the high-power area. From 2008 to 2021, he was a Professor at Arizona State University and Michigan State University. He has been with Stellantis since 2021 and currently he is an Engineering Manager. He has authored and coauthored more than 60 technical articles in refereed journals and peer reviewed conference proceedings. His current research interests include reliability and dynamic modeling/control of power electronic systems, power conversion topologies, in particular multilevel converters and matrix converters, application of power electronics to automotive, renewable energy systems, power conditioning, flexible ac transmission systems.

Dr. Wang holds one Chinese patent and four U.S. patents with one patent pending. He received the Prize Paper Award from Industrial Power Converter Committee (IPCC) of IEEE Industry Application Society in 2005. He was an Associate Editor of IEEE TRANSACTIONS ON POWER ELECTRONICS from 2009 to 2018.

JOSEP M. GUERRERO (Fellow, IEEE) received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, Spain, in 1997, 2000, and 2003, respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Aalborg, Denmark, where he is currently responsible for the Microgrid Research Program.

His research interests include oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, smart metering, microgrid technologies applied to offshore wind, maritime microgrids for electrical ships, vessels, ferries and seaports, and space microgrids applied to nanosatellites and spacecraft.

KASHIF MEHMOOD received the Ph.D. degree in electrical engineering from Southeast University, Nanjing, Jiangsu, China, in 2021. He possesses extensive experience as an Assistant Professor with the Department of Electrical Engineering, The University of Lahore, Pakistan, where he contributed significantly to the academic environment. Additionally, he was a Research Associate with the Integrated Engineering Center of Excellence Laboratory, Mechanical Engineer-

ing Department, UOL. He is currently a Research Associate with United Arab Emirates University. Throughout his career, he has demonstrated his expertise by supervising numerous projects and making notable contributions to the field of electrical engineering. His research endeavors have been recognized by several publications in prestigious international peer-reviewed journals and conferences. His academic journey has been adorned with awards and achievements, underscoring his commitment to excellence. His research interests include statistical data analysis, power system operation and control, flexible AC transmission and distribution systems (FACTS), the application of artificial neural networks in power system problem-solving, and the use of the magnetically saturable controllable reactor for reactive power compensation. Furthermore, he has had the honor of serving as a Guest Editor for *Frontiers in Energy Research*.

ALI ALTALBE received the M.Sc. degree in information technology from Flinders University, Australia, and the Ph.D. degree in information technology from The University of Queensland, Australia. He is currently an Associate Professor with the Department of IT, King Abdulaziz University, Jeddah, Saudi Arabia.