

Received 12 January 2024, accepted 6 February 2024, date of publication 8 February 2024, date of current version 15 February 2024. *Digital Object Identifier 10.1109/ACCESS.2024.3364547*

# **RESEARCH ARTICLE**

# Novel Control Scheme of Three-Phase Six-Level Hybrid Flying-Capacitor Inverters With Self-Balancing Capability

### JONATHAN PRIBADI<sup>®</sup>[,](https://orcid.org/0009-0007-2660-3546) ([Gra](https://orcid.org/0000-0003-0618-7630)duate Student Member, IEEE), MIN-SEOK KIM<sup>®</sup>, (Member, IEEE), AND DONG-CHOON LEE<sup> $\bullet$ </sup>, (Fellow, IEEE)

Department of Electrical Engineering, Yeungnam University, Gyeongsan 38541, South Korea

Corresponding author: Dong-Choon Lee (dclee@yu.ac.kr)

This work was supported by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government through Ministry of Science and ICT (MSIT) under Grant 2021R1A2C2005996.

**ABSTRACT** In this paper, a novel control scheme is proposed for the recently developed six-level hybrid flying-capacitor inverter. In the conventional scheme, an auxiliary balancing circuit is required to regulate the voltages of split DC-link capacitors. This results in the increased device count and converter volume, and thus diminishes the competitiveness of this topology. In order to eliminate these auxiliary components, a novel control scheme is proposed based on zero-sequence voltage (ZSV) injection to the phase-shifted modulation voltages. This method has enabled a simultaneous control of all split DC-link and flying capacitor voltages through the regulation of closely-linked key parameters affecting these voltages, resulting in the self-balancing capability with low voltage ripples (lower than 10 % of the references). The proposed technique has been verified with simulation and experimental results.

**INDEX TERMS** Capacitor voltage balancing, high-power converter, multilevel converter, six-level hybridclamped inverter, zero-sequence voltage injection.

#### **I. INTRODUCTION**

<span id="page-0-8"></span><span id="page-0-7"></span><span id="page-0-6"></span>Over the past few decades, the advancement of various medium-voltage (MV) and high-voltage (HV) applications such as motor drives, photovoltaic inverters, and grid-connected converters has been significantly supported by high-power multilevel converters [\[1\],](#page-10-0) [\[2\],](#page-10-1) [\[3\],](#page-10-2) [\[4\],](#page-10-3) [\[5\],](#page-10-4) [\[6\],](#page-10-5) [\[7\],](#page-10-6) [\[8\],](#page-10-7) [\[9\]. Si](#page-10-8)nce these converters possess inherent benefits of improved power quality, lower voltage stress at switching device, and alleviated electromagnetic interference, numerous researches have been conducted to reduce the device count [\[10\],](#page-10-9) [\[11\],](#page-11-0) [\[12\]. F](#page-11-1)or instance, the widely-recognized five-level hybrid active neutral-point-clamped (5L-ANPC) inverter was developed based on the predecessor three-level active neutral-point-clamped (3L-ANPC) and three-level flying-capacitor (3L-FC) inverters. This hybrid ANPC structure requires significantly less components compared to the

<span id="page-0-11"></span><span id="page-0-10"></span><span id="page-0-9"></span>The associate editor coordinating the re[view](https://orcid.org/0000-0003-0686-5825) of this manuscript and approving it for publication was N. Prabaharan<sup>10</sup>.

<span id="page-0-16"></span><span id="page-0-15"></span><span id="page-0-14"></span><span id="page-0-13"></span><span id="page-0-12"></span>5L-P2 inverter and the generalized 5L-ANPC, which is also known as multilevel active-clamped (5L-MAC) inverter [\[13\],](#page-11-2) [\[14\],](#page-11-3) [\[15\],](#page-11-4) [\[16\]. O](#page-11-5)ther topology which stems from the NPC and offers competitive device count is the five-level nested neutral-point-clamped (5L-NNPC) inverter [\[17\]. T](#page-11-6)his structure requires less number of active switches as a tradeoff for the higher amount of flying capacitors compared to the 5L-ANPC type.

<span id="page-0-20"></span><span id="page-0-19"></span><span id="page-0-18"></span><span id="page-0-17"></span><span id="page-0-5"></span><span id="page-0-4"></span><span id="page-0-3"></span><span id="page-0-2"></span><span id="page-0-1"></span><span id="page-0-0"></span>One of the most recent topologies recently emerging due to the extensibilities to higher number of level is the (HC) hybrid-clamped inverter. This structure has been developed for four-level (4L-HC), five-level (5L-HC), and six-level  $(6L-HC)$  inverters [\[18\],](#page-11-7) [\[19\],](#page-11-8) [\[20\],](#page-11-9) [\[21\]. T](#page-11-10)hese HC inverters provide competitive number of switches compared to the aforementioned 5L-ANPC, each of which sustains the same blocking voltage. Moreover, unlike the hybrid ANPC structure which is only extensible to odd number of level, this topology can be extended to any higher number of level by adding the FC units at each phase leg.

<span id="page-1-0"></span>

**FIGURE 1.** Structures of three-phase 6L-HFC inverters. (a) With auxiliary balancing circuit. (b) Without auxiliary balancing circuit.

One of the topologies that stems from the HC structure is the six-level flying capacitor based (6L-FCB) inverter, where the 4L-HC inverter has been modified and hybridized with the nested-multilevel characteristic to generate six-level output voltages [\[22\]. T](#page-11-11)his combination is particularly beneficial for circumventing the complexity of voltage regulation caused by the multiple split DC-link capacitors.

<span id="page-1-5"></span><span id="page-1-4"></span><span id="page-1-3"></span>Another topology, which also resembles the structure of HC inverter, is the hybrid flying-capacitor (HFC) inverter. Since the earliest development stage, the five-level (5L-HFC) inverter has emerged as a preferable solution for highpower medium-voltage applications, particularly in industrial variable-speed drive (VSD) systems. Subsequently, the sixlevel (6L-HFC) inverter was proposed to improve power quality compared to the five-level counterpart, address the absence of even-level inverters in the ANPC framework, and offer an alternative with a reduced device count compared to the HC structure [\[23\],](#page-11-12) [\[24\]. W](#page-11-13)hile the 6L-HC inverter necessitates three non-uniform (FC) units per phase leg, the alternative 6L-HFC inverter stands out by requiring only two such units per phase leg. However, the 6L-HFC inverter heavily relies on an external circuit dedicated to regulating the voltages of the split DC-link capacitors (SC) during operation. This additional balancing circuit diminishes the competitiveness of this topology, leading to a significantly higher device count and larger physical size needed to achieve the same number of levels.

In this paper, a novel operating technique is proposed based on the injection of zero-sequence voltage (ZSV) to the PS-PWM modulation voltage references. This control scheme is constructed by taking into consideration the key components affecting the voltage fluctuation at each of the split DC-link capacitors (SC) and flying capacitors (FC). With this technique, the inverter possesses the inherent capability to control all of the aforementioned voltages simultaneously, and thus eliminates the requirement of any auxiliary balancing circuit. The effectiveness of this proposed technique is verified under various conditions through simulation

<span id="page-1-1"></span>



 $\overline{CD}$ 

: Clamped diodes.

 $-SC$ : Split DC-link capacitors.

 $-FC$ : Flying capacitors.

 $\blacktriangle$  AUX : Requiring auxiliary balancing circuit.

<span id="page-1-2"></span>**TABLE 2.** Available switching states for 6L-HFC inverter.

	<b>Switching States</b>						<b>SC/FC Currents</b>					
$S_{1,x}$	$S_{2,x}$	$S_{3,x}$	$S_{4,x}$	$S_{5,x}$	$v_{xN}$	$V_{kl}$	a	$\boldsymbol{b}$	$\mathcal{C}_{0}^{(1)}$	d	e	
$\mathbf{0}$	$\boldsymbol{0}$	$\mathbf{0}$	$\mathbf{0}$	$\mathbf{0}$	0	$V_{01}$	$\circ$	$\circ$	$\circ$	$\circ$	$\circ$	
1	$\overline{0}$	$\mathbf{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\bf{0}$	$V_{02}$	o	$\circ$	o	$\circ$	o	
$\overline{0}$	$\overline{0}$	$\overline{0}$	$\boldsymbol{0}$	1	E	$V_{11}$	$\circ$	$\circ$	o	$\circ$	↑	
$\overline{0}$	$\overline{0}$	$\mathbf{0}$	1	$\boldsymbol{0}$	$\cal E$	$V_{\rm 12}$	$\circ$	$\circ$	o	$\uparrow$	↓	
0	1	$\theta$	$\overline{0}$	$\mathbf{0}$	$\cal E$	$V_{13}$	$\circ$	۰	↑	$\circ$	o	
1	0	$\mathbf 0$	$\boldsymbol{0}$	1	E	$V_{14}$	o	$\circ$	ō	$\circ$	↑	
1	$\overline{0}$	$\overline{0}$	1	$\mathbf{0}$	E	$V_{15}$	o	$\circ$	o	$\uparrow$	↓	
1	1	$\bf{0}$	0	0	E	$V_{16}$	o	$\circ$	↑	$\circ$	$\circ$	
$\mathbf{0}$	$\overline{0}$	0	1	1	2E	$V_{21}$	o	o	o	↑	o	
$\mathbf{0}$	$\mathbf 0$	1	$\mathbf 0$	0	2E	$\ensuremath{V_{22}}$	o	↑	$\uparrow$	$\downarrow$	o	
$\overline{0}$	1	$\boldsymbol{0}$	$\boldsymbol{0}$	1	2E	$V_{23}$	$\circ$	$\circ$	↑	$\circ$	↑	
$\overline{0}$	1	$\mathbf{0}$	$\mathbf{1}$	$\bf{0}$	2E	$V_{24}$	o	o	$\uparrow$	↑	↓	
0	1	1	$\mathbf{0}$	$\mathbf{0}$	2E	$V_{25}$	$\circ$	$\uparrow$	$\uparrow$	$\downarrow$	$\circ$	
1	$\overline{0}$	$\mathbf 0$	1	1	2E	$V_{26}$	o	۰	o	↑	o	
1	1	0	$\boldsymbol{0}$	1	2E	$V_{27}$	$\circ$	$\circ$	$\uparrow$	o	↑	
1	1	0	1	0	2E	$V_{28}$	o	o	↑	$\uparrow$	↓	
0	$\overline{0}$	ı	$\mathbf{0}$	1	3E	${\cal V}_{31}$	o	↑	$\uparrow$	$\downarrow$	↑	
0	$\mathbf 0$	1	1	$\mathbf{0}$	3E	$V_{32}$	o	$\uparrow$	$\uparrow$	$\circ$	$\downarrow$	
0	1	$\bf{0}$	1	1	3E	$V_{33}_{\hbox{\tiny{*}}}$	$\circ$	$\circ$	$\uparrow$	↑	$\circ$	
0	1	1	0	1	3E	${\cal V}_{34}$	o	$\uparrow$	$\uparrow$	$\downarrow$	↑	
0	1	1	1	$\mathbf{0}$	3E	$V_{35}$	$\circ$	$\uparrow$	↑	$\circ$	T	
1	$\mathbf 0$	1	$\overline{0}$	$\mathbf{0}$	3E	$V_{36}$	$\uparrow$	↑	$\uparrow$	↓	$\circ$	
1	1	0	1	1	3E	$V_{37}$	o	o	$\uparrow$	↑	o	
1	1	1	0	0	3E	$V_{38}$	↑	↑	$\uparrow$	↓	o	
0	$\overline{0}$	1	1	1	4E	$V_{41}$	$\circ$	$\uparrow$	$\uparrow$	$\circ$	o	
0	1	1	1	1	4E	$V_{\rm 42}$	o	$\uparrow$	$\uparrow$	$\circ$	o	
	$\overline{0}$	1	$\mathbf{0}$	1	4E	$V_{43}$	↑	↑	$\uparrow$	$\downarrow$	↑	
	0	1	1	$\bf{0}$	4E	${\cal V}_{4\,4}$	↑	$\uparrow$	↑	$\circ$	$\downarrow$	
	1	1	$\boldsymbol{0}$	1	4E	$V_{45}$	↑	$\uparrow$	↑	↓	↑	
	1	1	1	$\mathbf{0}$	4E	$V_{\rm 46}$	↑	$\uparrow$	$\uparrow$	$\circ$	$\downarrow$	
	$\overline{0}$			1	<b>5E</b>	$V_{51}$	$\uparrow$	↑	$\uparrow$	$\circ$	$\circ$	
1	1				<b>5E</b>	$V_{52}$	$\uparrow$	$\uparrow$	$\uparrow$	$\circ$	$\circ$	
	0/1 : Switch is turned-off / turned-on.											
: Switching state is utilized in PD scheme. *												
o	: No current flows through the capacitor $(i_x > 0)$ .											
1/1						: Current discharges/charges the capacitor $(i_x > 0)$ .						
	$a/b/c/d/e$ : $i_{c1,x}/i_{c2,x}/i_{c3,x}/i_{f2,x}/i_{f1,x}$ .											

results and validated with a downscaled 6L-HFC inverter prototype.

#### **II. OPERATING PRINCIPLE OF 6L-HFC INVERTERS**

#### A. CIRCUIT CONFIGURATION

The conventional structure of three-phase 6L-HFC inverter is illustrated in Fig.  $1(a)$ . In this topology, each phase leg shares the same three split DC-link capacitor (SC) voltages, namely  $C_1$ ,  $C_2$ , and  $C_3$ . If the base voltage is  $E = V_{dc}/5$ , the

<span id="page-2-0"></span>

**FIGURE 2.** Modulation schemes for 6L-HFC inverter. (a) Conventional PD-PWM scheme. (b) Ideal PS-PWM scheme.

aforementioned capacitors should be controlled at *E*, 3*E*, and *E*, respectively. Meanwhile, two flying capacitors (FC) are placed at each phase, namely  $C_{f1,x}$  and  $C_{f2,x}$ , each of which is controlled at *E* and 2*E*, respectively. The main inverter structure is comprised by five pairs of complementary active switches, most of which have the blocking voltages of *E*, whereas those of  $S_{3x}$  and  $\bar{S}_{3x}$  are 2*E*. With these features, this topology is considered as one of the six-level inverters with the least number of devices. The comparison of various six-level inverters in three-phase configuration, including the 6L-NPC, 6L-FC, 6L-P2, 6L-MAC, 6L-NNPC, 6L-HC, and the 6L-HFC inverters, is summarized in Table [1](#page-1-1) based on the device count and the necessity of using external balancing circuit for regulating the SC voltages [\[25\],](#page-11-14) [\[26\],](#page-11-15) [\[27\],](#page-11-16) [\[28\],](#page-11-17) [\[29\],](#page-11-18) [\[30\]. T](#page-11-19)he voltage rating of each device has also been taken into account by comparing both the uniform and non-uniform scenarios.

<span id="page-2-8"></span><span id="page-2-7"></span><span id="page-2-6"></span>While the FC voltages of the 6L-HFC inverter are controlled through the redundancy of switching states, the regulation of SC voltages still requires an auxiliary balancing circuit which is comprised of two active switches, two diodes, and two inductors, resulting in higher device count and increased system volume.

#### B. ESTABLISHED PD-PWM OPERATING SCHEME

<span id="page-2-9"></span>In the conventional structure, the 6L-HFC inverter is controlled with phase-disposition PWM (PD-PWM) scheme [\[23\],](#page-11-12) [\[31\]. S](#page-11-20)uppose that a modulation voltage denoted by  $v_{m,x}$  is defined as follows:

$$
\begin{cases}\nv_{m,x} = m_a \cos (r_f \omega_0 t + \delta_x) \\
m_a = \hat{V}_{m,x} / \hat{V}_{cr} \\
r_f = f_{m,x} / f_0,\n\end{cases}
$$
\n(1)

where the amplitude modulation index, frequency ratio, fundamental angular operating frequency, and the initial phase angle are denoted by  $m_a$ ,  $r_f$ ,  $\omega_0$ , and  $\delta_x$ , respectively. Note that  $m_a$  is determined by the peak values of the actual modulating signal  $(\hat{V}_{m,x})$  and carrier waves  $(\hat{V}_{cr})$ , whereas  $r_f$  is the ratio between the actual operating frequency  $(f_{m,x})$  and the rated

#### <span id="page-2-2"></span>**TABLE 3.** Redundant switching states pair in PD-PWM scheme.



operating frequency  $(f_0)$ . Both  $m_a$  and  $r_f$  should be kept within the linear range from 0 to 1. In this scheme,  $v_{m,x}$  is compared with five carriers, namely  $v_{cr1}$ ,  $v_{cr2}$ ,  $v_{cr3}$ ,  $v_{cr4}$ , and *vcr*5, to determine the switching status of each device, as shown in Fig.  $2(a)$ .

Among the 32 available switching states  $(V_{kl})$  listed in Table [2,](#page-1-2) only 16 switching states are used in order to minimize the voltage stress of each device and lower the amount switching transitions. When the inverter is operated with the conventional PD-PWM scheme, the instantaneous output voltage at each phase leg, namely  $v_{xN}$ , is determined by the device switching status, as follows:

<span id="page-2-5"></span><span id="page-2-4"></span><span id="page-2-3"></span><span id="page-2-1"></span>
$$
v_{xN} = (S_{1,x} + S_{2,x} + S_{3,x} + S_{4,x} + S_{5,x}) \frac{V_{dc}}{5} = \sum_{i=1}^{5} S_{i,x} E.
$$
\n(2)

Eq. [\(2\)](#page-2-1) shows that  $v_{xN}$  is affected by the summation of the main switching states.

#### C. VOLTAGE CONTROL SCHEME FOR SPLIT DC-LINK CAPACITORS (SC) AND FLYING CAPACITORS (FC)

<span id="page-2-11"></span><span id="page-2-10"></span>Since the PD-PWM carriers are elevated in the same phase, the switch duty ratios exhibit various values within one switching period (*Tsw*) [\[32\],](#page-11-21) [\[33\]. D](#page-11-22)ue to the wide difference between the duty ratios, regulating the neutral-point currents, which affect the SC voltages, becomes a more difficult task.

Unlike the FC voltages, which can be more flexibly controlled through the redundant switching states, the SC voltages are controlled with an auxiliary balancing circuit due to the lack of switching redundancy for these capacitors. This external circuit consists of active switches, diodes, and inductors, as illustrated in Fig.  $1(a)$ , each of which contributes to the increased device count and volume of the inverter compared to the other multilevel counterparts [\[23\].](#page-11-12)

<span id="page-2-13"></span><span id="page-2-12"></span>Generally, the ripple of each capacitor voltage should be regulated within  $\pm 10$  % of the reference [\[34\],](#page-11-23) [\[35\]. T](#page-11-24)he

<span id="page-3-1"></span>

**FIGURE 3.** Output voltages. (a) Conventional PD-PWM scheme. (b) PS-PWM scheme. (c) Mismatch between both schemes.

regulation of FC voltages is realized by using the *signum* function of capacitor voltages, and output currents to determine the proper switching states, as follows:

$$
Sig_{f1,x} = sgn [(v_{f1,x} - 0.2V_{dc}) i_x],
$$
 (3)

$$
Sig_{f2,x} = sgn \left[ \left( v_{f2x} - 0.4 V_{dc} \right) i_x \right],
$$
 (4)

where the *signum* functions  $Sig_{f1,x}$  and  $Sig_{f2,x}$  signify the balance state of both the outermost and innermost capacitors at each phase leg, whereas  $i_x$ ,  $v_{f1,x}$ , and  $v_{f2,x}$  denote the output currents and corresponding FC voltages. With these parameters, the proper switching states can be assigned to counter the voltage deviation.

Due to the numerous possible scenarios of FC voltage imbalance, the balancing scheme is simplified by matching the switching states with most resembling effects. Therefore, 18 unique scenarios have been selected based on the aforementioned *signum* functions as listed in Table [3.](#page-2-2)

#### **III. PROPOSED SELF-BALANCING CONTROL SCHEME**

As mentioned in the previous section, the 6L-HFC inverter relies on the auxiliary balancing circuit to maintain each of the SC voltages. In order to eliminate this circuit, a novel operating scheme is herein proposed based on the injection of zero-sequence voltage (ZSV) to the phase-shifted PWM (PS-PWM) modulation voltage, and hence it is called the ZSV-injection-based PS-PWM (ZSVPS-PWM).

#### <span id="page-3-8"></span>A. PROPOSED OPERATING SCHEME (ZSVPS-PWM)

The phase-shifted carrier waves for the six-level inverter operation are illustrated in Fig. [2\(b\).](#page-2-0) Each carrier is shifted by 72° from the other. During normal operation, when all capacitor voltages are assumed to be constant, the modulation voltage,  $v_{m,x}$ , is compared with each carrier to determine the switching status of each switch [\[36\],](#page-11-25) [\[37\],](#page-11-26) [\[38\].](#page-11-27)

In the proposed scheme, all of the 32 switching states, as listed in Table [2,](#page-1-2) are fully utilized. As a result, the instantaneous output voltage at each phase leg should be redefined as follows:

$$
v_{xN} = [(S_{1,x} - S_{2,x} + 2) (S_{3,x}) + (S_{2,x} + S_{4,x} + S_{5,x})] E.
$$
\n(5)

This consequently leads to the increased voltage stress at *S*3,*<sup>x</sup>* and  $\overline{S}_{3,x}$  from  $2\overline{E}$  to  $3\overline{E}$ , whereas those of the other switch pairs are kept at *E*.

If all SC and FC voltages are assumed to be constant and the switching frequency  $(f_{sw})$  is significantly higher than the fundamental operating frequency  $(f_0)$ , the modulation voltage reference can be seen a constant linear wave within a carrier period. If the normalized modulation reference is denoted by  $v_{m,x}^*$ , the duty ratio of each switch can be expressed as follows:

$$
v_{m,x}^* = 0.5 \left( v_{m,x} + 1 \right), \tag{6}
$$

<span id="page-3-7"></span><span id="page-3-4"></span>
$$
d_{1,x} = d_{2x} = d_{3x} = d_{4x} = d_{5x} = v_{m,x}^*.
$$
 (7)

The average output voltage at each phase over a carrier cycle can be approximated based on [\(2\)](#page-2-1) as follows:

$$
u_x = (d_{1,x} + d_{2,x} + d_{3,x} + d_{4,x} + d_{5,x}) E = v_{m,x}^* V_{dc}, \quad (8)
$$

where  $u_x$  denotes the average output voltage at each phase leg. Note that such an approximation is not identical to that of the PS-PWM in [\(5\),](#page-3-0) resulting in the presence of output voltage spikes. Switching states in Table [2](#page-1-2) which do not comply with  $(2)$  generate errors at  $v_{xN}$ . For instance, some switching states generate one level higher, i.e.,  $V_{02}$ ,  $V_{14}$ ,  $V_{15}$ ,  $V_{16}$ ,  $V_{26}$ , *V*27, and *V*28, while the others generate one level lower, i.e., *V*22, *V*31, *V*32, *V*36, *V*41, *V*43, *V*44, and *V*51. This phenomenon is illustrated in Fig. [3,](#page-3-1) where the mismatch between both *v*<sub>*xN*</sub> values is shown to vary among  $E$ , 0, and  $-E$ . These voltage spikes are generated by the deviance at either  $S_{1,x}$  or *S*2,*<sup>x</sup>* , resulting in similar current patterns at SC and FC with those of the corresponding counterparts, e.g.,  $V_{23}$  and  $V_{27}$ . Moreover, the amount of those with one-level higher voltage step is equal to those with one-level lower voltage step, which merely contributes to the average value of output voltage. Therefore, applying PS-PWM scheme with [\(5\)](#page-3-0) as the modulation voltage reference does not affect the controllability of SC and FC voltages despite the increased harmonic distortion at output voltages.

#### B. CONTROL OF SC AND FC VOLTAGES

Regulating the switches surrounding the FCs is the key to controlling the FC voltages since it affects the current flowing out of  $C_{f1,x}$  and  $C_{f2,x}$ , namely  $i_{f1,x}$  and  $i_{f2,x}$ , respectively. The instantaneous values of these currents can be expressed as follows:

<span id="page-3-2"></span>
$$
i_{f1,x} = (S_{5,x} - S_{4,x}) i_x, \tag{9}
$$

<span id="page-3-3"></span>
$$
i_{f2,x} = (S_{4,x} - S_{3,x}) i_x.
$$
 (10)

<span id="page-3-11"></span><span id="page-3-10"></span><span id="page-3-9"></span>From [\(9\)](#page-3-2) and [\(10\),](#page-3-3) the average FC currents during one carrier cycle, namely  $\overline{i}_{f1,x}$  and  $\overline{i}_{f2,x}$ , can be obtained as follows:

<span id="page-3-6"></span><span id="page-3-5"></span>
$$
\bar{i}_{f1,x} = (d_{5,x} - d_{4,x}) i_x, \tag{11}
$$

$$
\bar{i}_{f2,x} = (d_{4,x} - d_{3,x}) i_x.
$$
 (12)

<span id="page-3-0"></span>Note that under ideal condition, the duty ratios of these surrounding switches are equal to the common normalized

modulation reference, as expressed in [\(7\).](#page-3-4) However, [\(11\)](#page-3-5) and [\(12\)](#page-3-6) show how the direction and magnitude of these FC currents can be controlled by varying the corresponding duty ratios. Meanwhile, the voltage ripple of each FC in one carrier cycle  $(T_{sw})$ , namely  $\Delta u_{f1,x}$  and  $\Delta u_{f2,x}$ , can be approximated as follows:

$$
\Delta u_{f1,x} = -\frac{i_{f1,x}T_{sw}}{C_{f1,x}} = -\frac{T_{sw}}{C_{f1,x}} \left( d_{5,x} - d_{4,x} \right) i_x, \quad (13)
$$

$$
\Delta u_{f2,x} = -\frac{i_{f2x}T_{sw}}{C_{f2,x}} = -\frac{T_{sw}}{C_{f2,x}} \left( d_{4,x} - d_{3,x} \right) i_x. \tag{14}
$$

Therefore, in order to maintain the FC voltages at the reference values, the aforementioned duty ratios should be adjusted according to the magnitude of the voltage ripple and the direction of the output current at each phase leg. For instance, when  $\Delta u_{f1,x} > 0$  and  $i_x > 0$ , a positive offset should be applied as a countermeasure to the overcharged capacitor voltage. This adjustment can be applied by increasing the duty ratio of  $S_{5,x}$  by  $\Delta d_{f1,x}$ . In order to alleviate the effect of this action on the output voltage, the duty ratio at each of the other main switches should be evenly decreased by  $\Delta d_{f1,x}/4$ . As a result, the new duty ratios denoted by  $d_{1f1,x} - d_{5f1,x}$  are set as follows:

$$
\begin{bmatrix} d_{1f1,x} \\ d_{2f1,x} \\ d_{3f1,x} \\ d_{4f1,x} \\ d_{5f1,x} \end{bmatrix} = \begin{bmatrix} d_{1,x} - \Delta d_{f1,x}/4 \\ d_{2,x} - \Delta d_{f1,x}/4 \\ d_{3,x} - \Delta d_{f1,x}/4 \\ d_{4,x} - \Delta d_{f1,x}/4 \\ d_{5,x} + \Delta d_{f1,x} \end{bmatrix} . \tag{15}
$$

Meanwhile, when  $\Delta u_{f2,x} > 0$  and  $i_x > 0$ , a positive offset of  $\Delta d_{f2,x}/2$  is added to each of the duty ratios of  $S_{4,x}$  and  $S_{5,x}$ , whereas those of the other switches are evenly decreased by  $\Delta d_{f2,x}$  /3, resulting in the new duty ratios denoted by  $d_{1f2,x}$  $d_{5f2,x}$  as follows:

$$
\begin{bmatrix} d_{1f2,x} \\ d_{2f2,x} \\ d_{3f2,x} \\ d_{4f2,x} \\ d_{5f2,x} \end{bmatrix} = \begin{bmatrix} d_{1,x} - \Delta d_{f2,x}/3 \\ d_{2,x} - \Delta d_{f2,x}/3 \\ d_{3,x} - \Delta d_{f2,x}/3 \\ d_{4,x} + \Delta d_{f2,x}/2 \\ d_{5,x} + \Delta d_{f2,x}/2 \end{bmatrix} . \tag{16}
$$

Similar approach is also applied to maintain each of the SC voltages. In this case, the objective is to control the key components that directly affect the SC currents. The currents flowing out of the top, middle, and bottom SCs, namely  $i_{C1}$ ,  $i_{C2}$ , and  $i_{C3}$ , are assessed distinctively according to the contributions of all phase legs, which are denoted by  $i_{C1,x}$ ,  $i_{C2,x}$ , and  $i_{C3,x}$ , respectively. For instance,  $i_{C2,x}$  is closely linked to the top and bottom SC neutral-point currents at each phase leg, namely  $i_{nu,x}$  and  $i_{nl,x}$ , respectively. The former current relies on the switching of  $\bar{S}_{1,x}$  and  $S_{3,x}$ , whereas the latter one is controlled by  $S_{2,x}$  and  $\overline{S}_{3,x}$ , as expressed in the following equation:

$$
\begin{cases} i_{nu,x} = (1 - S_{1,x}) (S_{3,x}) i_x, \\ i_{nl,x} = (S_{2,x}) (1 - S_{3,x}) i_x. \end{cases}
$$
 (17)

Therefore,  $i_{C2,x}$  can be regarded as the difference between  $i_{nu,x}$  and  $i_{nl,x}$ , as follows:

$$
i_{C2,x} = [(1 - S_{1,x}) (S_{3,x}) - (S_{2,x}) (1 - S_{3,x})] i_x.
$$
 (18)

Meanwhile, the contribution of each phase leg to the middle SC voltage ripple, namely  $\Delta u_{C2,x}$ , can be written as follows:

<span id="page-4-1"></span><span id="page-4-0"></span>
$$
\Delta u_{C2,x} = -\frac{\bar{i}_{C2,x} T_{sw}}{C_2},\tag{19}
$$

where  $\bar{i}_{C2,x}$  is the average middle SC current during one carrier cycle. From  $(18)$  and  $(19)$ , the value of  $i_{C2,x}$  during positive output current tends to increase when the duty ratios of  $S_{1,x}$  and  $S_{2,x}$  are decreased while that of  $S_{3,x}$  is increased. Therefore, when  $\Delta u_{C2,x} > 0$  and  $i_x > 0$ , the duty ratios of the main switches can be controlled to counter the deviation and restore the middle SC voltage balance, as follows:

<span id="page-4-6"></span>
$$
\begin{bmatrix}\nd_{1C2,x} \\
d_{2C2,x} \\
d_{3C2,x} \\
d_{4C2,x} \\
d_{5C2,x}\n\end{bmatrix} = \begin{bmatrix}\nd_{1,x} - \Delta dc_{2,x}/2 \\
d_{2,x} - \Delta dc_{2,x}/2 \\
d_{3,x} + \Delta dc_{2,x}/3 \\
d_{4,x} + \Delta dc_{2,x}/3 \\
d_{5,x} + \Delta dc_{2,x}/3\n\end{bmatrix},
$$
\n(20)

where  $d_{1C2,x} - d_{5C2,x}$  are the new duty ratios with respect to the addition or subtraction of the offset  $\Delta d_{C2,x}$ . Note that the duty ratios of  $S_{4,x}$  and  $S_{5,x}$  are also increased accordingly to maintain the zero sum of all voltage adjustments, and thus keep the output voltage intact.

<span id="page-4-4"></span>When the middle SC voltage is maintained at the reference value, the average middle SC current can be considered as zero ( $i_{C2,x} \approx 0$ ). As a result, the middle SC can be seen as a super node, out of which the neutral-point current  $(i_N)$  flows. The contribution of each phase leg to this current, namely  $i_{N,x}$ , can be expressed as follows:

<span id="page-4-3"></span>
$$
i_{N,x} = i_{nu,x} + i_{nl,x} = i_{C3,x} - i_{C1,x}.
$$
 (21)

<span id="page-4-5"></span>The contribution of each phase leg to the voltage ripple at each of the top and bottom SCs, namely  $\Delta u_{C1,x}$  and  $\Delta u_{C3,x}$ , can be written as follows:

$$
\begin{bmatrix}\n\Delta u_{C1,x} \\
\Delta u_{C3,x}\n\end{bmatrix} = \begin{bmatrix}\n-\overline{i}_{C1,x}T_{sw}/C_1 \\
-\overline{i}_{C3,x}T_{sw}/C_3\n\end{bmatrix},
$$
\n(22)

where  $\bar{i}_{C1,x}$  and  $\bar{i}_{C3,x}$  denote the average value of top and bottom SC currents during one carrier cycle, respectively. Therefore, the average value of neutral-point current at each phase leg, which is denoted by  $\overline{i}_{N,x}$ , is obtained as follows:

$$
\bar{i}_{N,x} = (\bar{i}_{C3,x} - \bar{i}_{C1,x}) = \frac{C_{eq}}{T_{sw}} \left(\Delta u_{C1,x} - \Delta u_{C3,x}\right), \quad (23)
$$

where  $C_{eq}$  is equal to  $C_1$ ,  $C_3$ , and  $C_{f1,x}$ . Note that the capacitances of middle SC and innermost FCs are set inversely proportional to the voltages, where  $C_2 = C_{eq}/3$  and  $C_{f2,x} = C_{eq}/2.$ 

<span id="page-4-2"></span>When the bottom SC voltage exceeds that of the top SC  $(v_{C3} > v_{C1})$  during positive output current, the value of  $i_{N,x}$  should be increased to enlarge the gap between  $\Delta u_{C1,x}$ and  $\Delta u_{C3,x}$ , and thus restore the voltage balance between

<span id="page-5-2"></span>

**FIGURE 4.** Control block diagram of the ZSVPS-PWM scheme.

these SC voltages. From  $(17)$ ,  $(18)$ , and  $(21)$ , the switching of  $S_{3,x}$  and  $\overline{S}_{3,x}$  is particularly reserved for regulating the middle SC voltage. Therefore,  $i_{N,x}$  can be increased more straightforwardly by injecting an offset voltage to  $d_{2,x}$  and simultaneously reducing  $d_{1,x}$  by the same value, as expressed in the following equation:

$$
\begin{bmatrix} d_{1C31,x} \\ d_{2C31,x} \\ d_{3C31,x} \\ d_{4C31,x} \\ d_{5C31,x} \end{bmatrix} = \begin{bmatrix} d_{1,x} \\ d_{2,x} \\ d_{3,x} \\ d_{4,x} \\ d_{5,x} \end{bmatrix} + \begin{bmatrix} -\Delta d_{C31,x} \\ \Delta d_{C31,x} \\ 0 \\ 0 \\ 0 \end{bmatrix},
$$
 (24)

where  $d_{1C31,x} - d_{5C31,x}$  are the updated duty ratios with regard to the injection of the offset voltage,  $\Delta d_{C31,x}$ .

From the aforementioned discussion, it can be concluded that some offset voltages need to be injected in order to maintain the balance at all SC and FC voltages while keeping the output voltage intact, as illustrated previously in Fig.  $3(b)$ . Each of the updated duty ratios comprises the initial value, which is equal to the normalized modulation voltage, and the corresponding offset voltages. For simplification, the updated duty ratios can be summarized as follows:

$$
d_{i,x}^* = d_{i,x} + \Delta d_{i,x} = v_{m,x}^* + \Delta d_{i,x} (i = 1, ..., 5), \quad (25)
$$

where  $d_{i,x}$ ,  $\Delta d_{i,x}$ ,  $d_{i,x}^*$  denote the initial duty ratio, the offset voltage, and the updated duty ratio of switch  $S_{i,x}$ , respectively, which embody the parameters expressed in  $(15)$ – $(16)$ ,  $(20)$ , and [\(24\).](#page-5-0) The value of  $\Delta d_{i,x}$  for each switch  $S_{i,x}$  can be expressed as follows:

$$
\begin{bmatrix}\n\Delta d_{1,x} \\
\Delta d_{2,x} \\
\Delta d_{3,x} \\
\Delta d_{4,x}\n\end{bmatrix}
$$
\n=\n
$$
\begin{bmatrix}\n-\Delta d_{f1,x}/4 - \Delta d_{f2,x}/3 - \Delta d_{C2,x}/2 - \Delta d_{C31,x} \\
-\Delta d_{f1,x}/4 - \Delta d_{f2,x}/3 - \Delta d_{C2,x}/2 + \Delta d_{C31,x} \\
-\Delta d_{f1,x}/4 - \Delta d_{f2,x}/3 + \Delta d_{C2,x}/3 \\
-\Delta d_{f1,x}/4 + \Delta d_{f2,x}/2 + \Delta d_{C2,x}/3\n\end{bmatrix}
$$
\n
$$
\Delta d_{f1,x} + \Delta d_{f2,x}/2 + \Delta d_{C2,x}/3
$$
\n(26)

#### <span id="page-5-3"></span>**TABLE 4.** Simulation parameters.



As a result, an updated approximate value of the average output voltage over a carrier cycle, which is denoted by  $u'_x$ , can be expressed as follows:

<span id="page-5-1"></span>
$$
\begin{cases}\n u'_x = \sum_{i=1}^5 d_i^* E = v_{m,x}^* V_{dc} + \sum_{i=1}^5 \Delta d_{i,x} E, \\
 \sum_{i=1}^5 \Delta d_{i,x} = 0.\n\end{cases}
$$
\n(27)

In [\(27\),](#page-5-1) the value of  $u'_x$  is kept intact as that of  $u_x$  in [\(8\)](#page-3-7) due to the zero sum of all offset voltages. The control block diagram of the proposed ZSVPS-PWM scheme is illustrated in Fig. [4.](#page-5-2)

#### <span id="page-5-0"></span>**IV. SIMULATION RESULTS**

In this section, the performance of a three-phase 6L-HFC inverter under the proposed scheme is verified through a number of simulations. The parameters used in the simulations are listed in Table [4.](#page-5-3)

Firstly, the steady-state performance of the 6L-HFC inverter under both the conventional PD-PWM and the proposed ZSVPS-PWM techniques are investigated. Fig. [5](#page-6-0) shows the operation at unity modulation index and frequency ratio  $(m_a = r_f = 1)$  under the conventional PD-PWM scheme with an auxiliary balancing circuit, where the inductors are set at  $L_{aux1} = L_{aux2} = 0.5$  mH. Each of the pole voltage, line-to-line voltage, and output currents reaches the maximum number of level and amplitude, as shown in Fig.  $5(a)$ –(c). The THD values of these waveforms are 22.47 %, 14.10 %, and 1.25 %, respectively. Meanwhile, all of the SC and FC voltages are controlled with low ripples, each of which is controlled within the allowable range (20 % of the corresponding reference). In this case, the peak-to-peak voltage ripples of  $v_{C1}$ ,  $v_{C2}$ , and  $v_{C3}$  are 14.52 %, 3.32 %, and 11.73 % of the corresponding references, respectively. Meanwhile, those of  $v_{f1,x}$  and  $v_{f2,x}$  are 2.13 % and 1.55 % of the corresponding references, respectively.

Fig. [6](#page-6-1) shows the inverter performance when it is operated under the proposed scheme, where the balancing circuit is eliminated. In this case, the THD of pole voltage, line-to-line voltage, and output currents are 40.48 %, 27.90 %, and 4.38 %, respectively. Note that the pole voltage spikes shown in Fig.  $6(a)$ , which have been discussed earlier in section  $III-A$ , are acknowledged as a tradeoff for the elimination of the auxiliary circuit. Moreover, this scheme manages to regulate the SC and FC voltages with

<span id="page-6-0"></span>

<span id="page-6-1"></span>**FIGURE 5.** Steady-state performance under the conventional scheme. (a) Pole voltage. (b) Line-to-line voltage. (c) Output currents. (d) Top and bottom SC voltages. (e) Middle SC voltage. (f) Outermost FC voltages. (g) Innermost FC voltages.



**FIGURE 6.** Steady-state performance under the proposed ZSVPS-PWM scheme. (a) Pole voltage. (b) Line-to-line voltage. (c) Output currents. (d) Top and bottom SC voltages. (e) Middle SC voltage. (f) Outermost FC voltages. (g) Innermost FC voltages.

lower fluctuations compared to the conventional technique, as shown in Fig.  $6(d)$ –(g). The peak-to-peak voltage ripples of *vC*1, *vC*2, and *vC*<sup>3</sup> are 5.67 %, 0.55 %, and 4.93 % of the corresponding references, respectively. Meanwhile, those of  $v_{f1,x}$  and  $v_{f2,x}$  are 1.12 % and 1.13 % of the corresponding references, respectively. As a result, this technique manages to keep the output voltage at each phase intact and indistinguishable from that of the ideal one, as shown previously in Fig. [3\(b\).](#page-3-1)

The harmonic spectra of the output voltages at unity modulation index under both schemes are shown in Fig. [7.](#page-6-2)

<span id="page-6-2"></span>

**FIGURE 7.** Harmonic spectra of output voltages at unity modulation index under the conventional PD-PWM scheme (PD) and the proposed ZSVPS-PWM scheme (PS). (a) Pole voltage (PD). (b) Pole voltage (PS). (c) Line voltage (PD). (d) Line voltage (PS).

The magnitude of the switching-frequency component under the conventional scheme is 14.58 % of the fundamentalfrequency component. Meanwhile, that of the proposed scheme is 19.48 % of the fundamental-frequency component.

Fig. [8](#page-7-0) shows the operation of this inverter at various modulation indices and frequency ratios under the conventional scheme. In this scenario, both  $m_a$  and  $m_f$  are gradationally increased from 0.1 to 1. The number of level at each of pole and line-to-line voltages increases accordingly, resulting in the increased amplitude of output currents, as shown in Fig.  $8(a)$ –(c). Due to the increasing output current, the peakto-peak ripple at each of SC and FC voltages also increases slightly, as shown in Fig.  $8(d)$ –(g). For each stage, the voltage ripple is kept within  $\pm 10$  % of the corresponding reference. For instance, the peak-to-peak ripples of  $v_{C1}$ ,  $v_{C2}$ , and  $v_{C3}$ at  $m_a = r_f = 1$  are 15.85 %, 4.43 %, and 16.18 % of the references, respectively. Meanwhile, those of  $v_{f1,x}$  and  $v_{f2,x}$ are 2.93 % and 1.52 % of the references, respectively.

Fig. [9](#page-7-1) exhibits the performance of the inverter when the same scenario is conducted under the proposed ZSVPS-PWM scheme without auxiliary balancing circuit. In this case, each of the SC and FC voltages exhibits lower ripple compared to those of the conventional technique. The peak-to-peak ripples of  $v_{C1}$ ,  $v_{C2}$ , and  $v_{C3}$  at  $m_a = r_f = 1$  are 6.20 %, 0.72 %, and 5.53 % of the references, respectively. Meanwhile, those of  $v_{f1,x}$  and  $v_{f2,x}$  are 1.25 % and 1.21 % of the references, respectively.

Another scenario that is herein investigated is the inverter operation during sudden load change. In this case, the output power is stepped-up from approximately 10 % of the rated power ( $R_{load}$  = 100  $\Omega$  and  $p_o \approx 175$  kW) up to the rated power ( $R_{load}$  = 10  $\Omega$  and  $p_o$  = 1.65 MW) before it is stepped-down to the initial condition. Fig. [10](#page-7-2) shows the performance of this inverter under the conventional scheme. During power step-up, the amplitude of each output

<span id="page-7-0"></span>

**FIGURE 8.** Control performance at various modulation indices and frequency ratios under the conventional scheme. (a) Pole voltage. (b) Line-to-line voltage. (c) Output currents. (d) Top and bottom SC voltages. (e) Middle SC voltage. (f) Outermost FC voltages. (g) Innermost FC voltages.

<span id="page-7-1"></span>

**FIGURE 9.** Control performance at various modulation indices and frequency ratios under the proposed ZSVPS-PWM scheme. (a) Pole voltage. (b) Line-to-line voltage. (c) Output currents. (d) Top and bottom SC voltages. (e) Middle SC voltage. (f) Outermost FC voltages. (g) Innermost FC voltages.

current increases significantly, as shown in Fig.  $10(a)$ . As a result, the SC and FC voltages exhibit more fluctuations although the ripples are still controlled within the allowable range. The highest peak-to-peak ripples of  $v_{C1}$ ,  $v_{C2}$ , and *vC*<sup>3</sup> are 16.33 %, 3.78 %, and 14.49 % of the references,

<span id="page-7-2"></span>

**IEEE** Access®

**FIGURE 10.** Performance during sudden load change under the conventional scheme. (a) Output currents. (b) Top and bottom SC voltages. (c) Middle SC voltage. (d) Outermost FC voltages. (e) Innermost FC voltages.

70.1

 $20$  V/d

<span id="page-7-3"></span>

**FIGURE 11.** Performance during sudden load change under the proposed scheme. (a) Output currents. (b) Top and bottom SC voltages. (c) Middle SC voltage. (d) Outermost FC voltages. (e) Innermost FC voltages.

respectively, whereas those of  $v_{f1,x}$  and  $v_{f2,x}$  are 3.30 % and 1.51 % of the references, respectively.

When the same scenario is applied to the inverter under the proposed scheme, the controller manages to regulate the voltages with low ripples, as shown in Fig. [11.](#page-7-3) In this case, the peak-to-peak ripples of  $v_{C1}$ ,  $v_{C2}$ , and  $v_{C3}$  are 6.24 %, 0.76 %, and 5.49 % of the references, respectively. Meanwhile, those of  $v_{f1,x}$  and  $v_{f2,x}$  are 1.71 % and 1.15 % of the references, respectively.

In order to assess the total converter volume for each of the conventional and proposed schemes, a simplified comparison based on the most fundamental components has been provided in Table [5.](#page-8-0) In this case, only the switches, gate drivers, capacitors, and inductors are considered, whereas the other supporting devices are neglected for simplicity. The auxiliary balancing circuit requires a huge space that is equal to 25.49 % of the total volume of the conventional structure. Among these auxiliary components, 88.37 % of the space is taken by the inductors. The volume ratio between the proposed and conventional structures is 74.37 %, which

		Rated	Volume /	
Devices	Part Name	Value	Device $(mm^3)$	
$S_{1x}, \overline{S}_{1x}, S_{2x}, \overline{S}_{2x},$	DIM600DCM17-	1700 V/	691,600	
$S_{4x}, S_{4x}, S_{5x}, S_{5x}$	A000	600 A		
$S_{3x}, \overline{S}_{3x}$ (PD)	DIM800ECM33-	3300 V/	1,010,800	
	F000	800 A		
$S_{3r}$ , $\overline{S}_{3r}$ (PS)	5SNA	4500 V/	873,600	
	0650J450300	650 A		
	5SNA	6500 V/	1,276,800	
$S_{aux1}, S_{aux2}$ (PD)	1000G650300	1000 A		
$D_{aux1}, D_{aux2}$ <sup>1</sup>	DD750S65K3	6500 V/		
(PS)		750 A	873,600	
$\overline{2}$ $L_{aux1}, L_{aux2}$	$HCS$ 601M	500 A		
(PS)	500AG RB1	$(600 \mu H)$	23,587	
	C44USGT-	1500 V		
$C_1, C_2, C_3,$	7113M33K	$(1130 \,\mu F)$	4,125,590	
$C_{f1,x}, C_{f2,x}$	C44USGT-	1500 V	5,069,827	
	7140M35K	$(1400 \,\mu F)$		
Gate Driver (all)	2SC0108T	1700 V	24,696	
(PD)	2SC0535T	3300 V	117,749	
(PS)	1SC0450	4500 V	148,500	
Total volume under PD-PWM (three-phase)	204,066,216			
Total volume under ZSVPS-PWM (three-phase)	151,763,184			

<span id="page-8-0"></span>**TABLE 5.** Volume comparison for different operating schemes.

<sup>1</sup> Two diodes are set in parallel for each of  $D_{aux1}$  and  $D_{aux2}$ . <sup>2</sup> Four inductors are utilized for each of  $L_{aux1}$  and  $L_{aux2}$ .

<span id="page-8-1"></span>

**FIGURE 12.** Switching and conduction losses under the conventional and proposed schemes at various modulation indices.

<span id="page-8-2"></span>

**FIGURE 13.** Distribution of power losses across the switches of the main inverter and the auxiliary balancing circuit.

suggests that the proposed technique offers space savings up to 25.63 %.

Fig. [12](#page-8-1) shows the power loss comparison between both conventional and proposed schemes. The summation of switching ('sw') and conduction ('cond') losses at each of the main transistors  $({}^{\circ}Q^{\circ})$  and anti-parallel diodes  $({}^{\circ}D^{\circ})$  is shown for various modulation indices. The conventional scheme dissipates higher power losses at all cases due to the high switching losses at the auxiliary balancing circuit, as also

<span id="page-8-3"></span>

<span id="page-8-4"></span>**FIGURE 14.** Efficiency of the inverter under the conventional and proposed schemes at various modulation indices.



**FIGURE 15.** Efficiency of the inverter under the conventional scheme with various auxiliary inductor values.

exhibited in Fig. [13.](#page-8-2) The total power dissipated from the auxiliary balancing circuit ranges from 81.10 % to 93.17 % of the total power losses. As a result, the efficiency of the proposed scheme is higher than that of the conventional scheme at most of the modulation indices, as shown in Fig. [14.](#page-8-3) Note that the efficiency of the conventional scheme can be improved by significantly increasing the inductances at the auxiliary balancing circuit, as shown in Fig. [15,](#page-8-4) where each of *Laux*<sup>1</sup> and *Laux*<sup>2</sup> is increased from 0.5 mH to 9 mH. Due to this significant change, the current surges and fluctuation at each inductor are reduced, and thus lower the power losses dissipated in the auxiliary balancing circuit. However, this technique should be avoided since it translates into bulkier inductor size and increases the system volume.

#### **V. EXPERIMENTAL RESULTS**

In order to further validate the effectiveness of this ZSVPS-PWM scheme, an experiment has been conducted with a down-scaled parameters summarized in Table [6.](#page-9-0) Fig. [16](#page-9-1) shows the experimental prototype of this inverter which is equipped with the detachable auxiliary balancing circuit ( $L_{aux} = 0.67 \text{mH}$ ). This inverter is controlled with a DSP chip (TMS320F28335) and FPGA (Xilinx XC3S400). It is noteworthy that the prototype system utilized in this experiment was not designed with a primary focus on optimizing power density since the principal objective was to validate the effectiveness of the proposed control technique. Nonetheless, the tangible benefits are clearly evident, where the removal of the auxiliary balancing circuit is approximately equivalent to reclaiming 25 % of the initially utilized space.

Firstly, the performance of the inverter prototype during steady-state condition is investigated. Fig. [17](#page-9-2) shows the inverter operation under the conventional scheme. Note that for this particular case, the inverter is operated at slightly

## **IEEE** Access®

#### <span id="page-9-0"></span>**TABLE 6.** Experimental parameters.



<span id="page-9-1"></span>



<span id="page-9-2"></span>

**FIGURE 17.** Steady-state operation of 6L-HFC inverter prototype under the conventional scheme ( $m_q = r_f = k$ ). (a) Pole voltage ( $k = 1$ ). (b) Line-to-line voltage  $(k = 1)$ . (c) Output currents  $(k = 1)$ . (d) Top and bottom SC voltages ( $\tilde{k} = 1$ ). (e) Middle SC voltage ( $\tilde{k} = 1$ ). (f) Outermost FC voltages ( $k = 1$ ). (g) Innermost FC voltages ( $k = 1$ ). (h) Pole voltage  $(k = 0.1)$ . (i) Line-to-line voltage  $(k = 0.1)$ . (j) Output currents  $(k = 0.1)$ . (k) Top and bottom SC voltages  $(k = 0.1)$ . (I) Middle SC voltage  $(k = 0.1)$ . (m) Outermost FC voltages ( $k = 0.1$ ). (n) Innermost FC voltages ( $k = 0.1$ ).

different setup, where the  $V_{dc}$  is set at 100 V and the threephase *RL*-load is set with  $R_{load} = 20 \Omega$ , resulting in lower output power compared to the remaining experimental scenarios. When the inverter is operated at high modulation index and frequency ratio  $(m_a = r_f = 1)$ , the output voltages and currents reach the highest amplitudes, as shown in Fig.  $17(a)$ –(c). In this case, each of SC and FC voltages manage to be controlled at the reference values, as exhibited in Fig.  $17(d)$ –(g). Meanwhile, when the modulation index and frequency ratio are set low ( $m_a = r_f = 0.1$ ), the inverter

<span id="page-9-3"></span>

**FIGURE 18.** Steady-state operation of inverter prototype under the proposed ZSVPS-PWM scheme ( $m_a = r_f = k$ ). (a) Pole voltage ( $k = 1$ ). (b) Line-to-line voltage ( $k = 1$ ). (c) Output currents ( $k = 1$ ). (d) Top and bottom SC voltages ( $k = 1$ ). (e) Middle SC voltage ( $k = 1$ ). (f) Outermost FC voltages ( $k = 1$ ). (g) Innermost FC voltages ( $\tilde{k} = 1$ ). (h) Pole voltage  $(k = 0.1)$ . (i) Line-to-line voltage  $(k = 0.1)$ . (j) Output currents  $(k = 0.1)$ . (k) Top and bottom SC voltages ( $k = 0.1$ ). (l) Middle SC voltage ( $k = 0.1$ ). (m) Outermost FC voltages ( $k = 0.1$ ). (n) Innermost FC voltages ( $k = 0.1$ ).

<span id="page-9-4"></span>

**FIGURE 19.** Performance of inverter prototype at various modulation indices and frequency ratios under the proposed ZSVPS-PWM scheme. (a) Output currents. (b) Top and bottom SC voltages. (c) Middle SC voltage. (d) Outermost FC voltages. (e) Innermost FC voltages.

generates lower output voltages and current, as shown in Fig. [17\(h\)\(j\).](#page-9-2) All of SC and FC voltages are also kept at the corresponding references, as shown in Fig.  $17(k)$ –(n).

Fig. [18](#page-9-3) shows the performance of the inverter under the proposed ZSVPS-PWM scheme during steady-state condition. In this case, the output voltages and currents resemble those of the simulation results in Fig. [6.](#page-6-1) Each of the SC and FC voltages manages to be controlled at the corresponding reference at both high ( $m_a = r_f = 1$ ) and low  $(m_a = r_f = 0.1)$  modulation indices and frequency ratios, as shown in Fig.  $18(d)$ –(g) and [\(k\)–\(n\).](#page-9-3)

<span id="page-10-10"></span>

**FIGURE 20.** Performance of inverter prototype under the proposed ZSVPS-PWM scheme during sudden load change (step-up). (a) Output currents. (b) Top and bottom SC voltages. (c) Middle SC voltage. (d) Outermost FC voltages. (e) Innermost FC voltages.

<span id="page-10-11"></span>

**FIGURE 21.** Performance of inverter prototype under the proposed ZSVPS-PWM scheme during sudden load change (step-down). (a) Output currents. (b) Top and bottom SC voltages. (c) Middle SC voltage. (d) Outermost FC voltages. (e) Innermost FC voltages.

Fig. [19](#page-9-4) shows the inverter operation at various modulation indices and frequency ratios. In this scenario, both  $m_a$  and  $r_f$ are gradationally and simultaneously increased with the same increment from 0.1 to 1. As a result, both the amplitude and frequency of the phase currents also increase along with the output voltages. Fig.  $19(b)$ –(e) show the SC and FC voltages, each of which is controlled at the corresponding reference within the allowable range.

Another scenario investigated herein is the performance of the inverter during sudden load change. Fig. [20](#page-10-10) shows the output currents, SC voltages, and FC voltages at  $m_a$  =  $r_f = 1$  when the output power is increased from 10 % of the rated load ( $R_{load} = 100 \Omega$ ) up to the rated load ( $R_{load} =$  $(100 \parallel 10) \Omega \approx 9.1 \Omega, p_0 = 1.378 \text{ kW}$ . Fig.  $20(b)$ –(e) show how each of the SC and FC voltages manages to be kept at the corresponding reference with low ripple which is within the allowable range.

When the scenario is reversed, the inverter also exhibits similar performance under the proposed control scheme,

as shown in Fig. [21.](#page-10-11) In this case, the output power is decreased from the rated load to 10 % of the rated load. Although the output currents are reduced significantly, each of the SC and FC voltages manages to be controlled at the corresponding value within the allowable range, as shown in Fig.  $21(b)$ –(e).

#### **VI. CONCLUSION**

In this article, a novel control scheme has been proposed for the six-level hybrid flying-capacitor (6L-HFC) inverter to regulate the voltages split DC-link and flying capacitors simultaneously without requiring auxiliary balancing circuit. In this method, the key parameters affecting the balance state of each capacitor voltage have been analyzed to synthesize the proper counter measure. The current flowing through each capacitor is controlled by injecting a zero-sequence voltage (ZSV) to the modulation voltage reference at each phase leg and adjust the duty ratio of each device to keep the output voltages intact. The elimination of auxiliary balancing circuit under the proposed scheme offers space savings up to 25.63 % and enhances system efficiency by 0.29 % to 21.09 %, contingent on the modulation index. The effectiveness of the proposed control scheme in regulating the capacitor voltages with low ripple (lower than 10 % of the reference) has been verified through various simulation and experimental results.

#### **REFERENCES**

- <span id="page-10-0"></span>[\[1\] S](#page-0-0). Kouro, ''Recent advances and industrial applications of multilevel converters,'' *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- <span id="page-10-1"></span>[\[2\] I](#page-0-1). R. F. M. P. da Silva, C. B. Jacobina, A. C. Oliveira, G. A. de Almeida Carlos, and M. B. de Rossiter Corrêa, ''Hybrid modular multilevel DSCC inverter for open-end winding induction motor drives,'' *IEEE Trans. Ind. Appl.*, vol. 53, no. 2, pp. 1232–1242, Mar. 2017.
- <span id="page-10-2"></span>[\[3\] Y](#page-0-2).-J. Kim, S.-M. Kim, and K.-B. Lee, ''Improving DC-link capacitor lifetime for three-level photovoltaic hybrid active NPC inverters in full modulation index range,'' *IEEE Trans. Power Electron.*, vol. 36, no. 5, pp. 5250–5261, May 2021.
- <span id="page-10-3"></span>[\[4\] S](#page-0-3). Madhusoodhanan, K. Mainali, A. Tripathi, D. Patel, A. Kadavelugu, S. Bhattacharya, and K. Hatua, ''Harmonic analysis and controller design of 15 kV SiC IGBT-based medium-voltage grid-connected three-phase three-level NPC converter,'' *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3355–3369, May 2017.
- <span id="page-10-4"></span>[\[5\] J](#page-0-4). Li, S. Bhattacharya, and A. Q. Huang, ''A new nine-level active NPC (ANPC) converter for grid connection of large wind turbines for distributed generation,'' *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 961–972, Mar. 2011.
- <span id="page-10-5"></span>[\[6\] C](#page-0-5). Dhanamjayulu, S. Padmanaban, V. K. Ramachandaramurthy, J. B. Holm-Nielsen, and F. Blaabjerg, ''Design and implementation of multilevel inverters for electric vehicles,'' *IEEE Access*, vol. 9, pp. 317–338, 2021.
- <span id="page-10-6"></span>[\[7\] Q](#page-0-6). Huang, A. Q. Huang, and R. Yu, ''Dual-mode cascaded buck - boost multilevel transformerless PV inverter with GaN AC switches,'' *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7474–7488, Jun. 2019.
- <span id="page-10-7"></span>[\[8\] A](#page-0-7). I. Elsanabary, G. Konstantinou, S. Mekhilef, C. D. Townsend, M. Seyedmahmoudian, and A. Stojcevski, ''Medium voltage large-scale grid-connected photovoltaic systems using cascaded H-bridge and modular multilevel converters: A review,'' *IEEE Access*, vol. 8, pp. 223686–223699, 2020.
- <span id="page-10-8"></span>[\[9\] M](#page-0-8). Rao. A and K. Sivakumar, ''A fault-tolerant single-phase five-level inverter for grid-independent PV systems,'' *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7569–7577, Dec. 2015.
- <span id="page-10-9"></span>[\[10\]](#page-0-9) J. Rodríguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications,'' *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- <span id="page-11-0"></span>[\[11\]](#page-0-10) A. Salem, H. Van Khang, K. G. Robbersmyr, M. Norambuena, and J. Rodriguez, ''Voltage source multilevel inverters with reduced device count: Topological review and novel comparative factors,'' *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2720–2747, Mar. 2021.
- <span id="page-11-1"></span>[\[12\]](#page-0-11) Y. Wang, Z. Wang, W. Liu, Y. Zhang, K. Wang, and J. Liang, ''Step-up switched-capacitor multilevel inverter employing multiple inputs with reduced switches,'' *J. Power Electron.*, vol. 21, no. 7, pp. 986–997, Jul. 2021.
- <span id="page-11-2"></span>[\[13\]](#page-0-12) F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing,'' *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–618, Jun. 2001.
- <span id="page-11-3"></span>[\[14\]](#page-0-13) T. Bruckner, S. Bernet, and H. Güldner, "The active NPC converter and its loss-balancing control,'' *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 855–868, Jun. 2005.
- <span id="page-11-4"></span>[\[15\]](#page-0-14) P. Barbosa, P. Steimer, J. Steinke, L. Meysenc, M. Winkelnkemper, and N. Celanovic, ''Active neutral-point-clamped multilevel converters,'' *Proc. PESC Rec. IEEE Annu. Power Electron. Spec. Conf.*, Jun. 2005, pp. 2296–2301.
- <span id="page-11-5"></span>[\[16\]](#page-0-15) S. Busquets-Monge and J. Nicolas-Apruzzese, ''A multilevel active-clamped converter topology—Operating principle,'' *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 3868–3878, Sep. 2011.
- <span id="page-11-6"></span>[\[17\]](#page-0-16) M. Narimani, B. Wu, and N. R. Zargari, "A novel five-level voltage source inverter with sinusoidal pulse width modulator for medium-voltage applications,'' *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1959–1967, Mar. 2016.
- <span id="page-11-7"></span>[\[18\]](#page-0-17) Z. Wang, C. Gao, C. Chen, J. Xiong, and K. Zhang, "Ripple analysis and capacitor voltage balancing of five-level hybrid clamped inverter (5L-HC) for medium-voltage applications,'' *IEEE Access*, vol. 7, pp. 86077–86089, 2019.
- <span id="page-11-8"></span>[\[19\]](#page-0-18) J. Pribadi and D.-C. Lee, "A novel six-level inverter topology with capacitor voltage self-balancing,'' in *Proc. KIPE Conf.*, 2020, pp. 316–317.
- <span id="page-11-9"></span>[\[20\]](#page-0-19) K. Wang, Z. Zheng, L. Xu, and Y. Li, "Topology and control of a five-level hybrid-clamped converter for medium-voltage high-power conversions,'' *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 4690–4702, Jun. 2018.
- <span id="page-11-10"></span>[\[21\]](#page-0-20) K. Wang, Z. Zheng, L. Xu, and Y. Li, ''A four-level hybrid-clamped converter with natural capacitor voltage balancing ability,'' *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1152–1162, Mar. 2014.
- <span id="page-11-11"></span>[\[22\]](#page-1-3) J. Ebrahimi and H. Karshenas, "A new single DC source six-level flying capacitor based converter with wide operating range,'' *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2149–2158, Mar. 2019.
- <span id="page-11-12"></span>[\[23\]](#page-1-4) J. Pribadi and D.-C. Lee, ''Operating scheme of six-level hybrid inverters with reduced capacitor count,'' in *Proc. Int. Power Electron. Conf. IPEC-Himeji ECCE Asia*, 2022, no. 1, pp. 878–882.
- <span id="page-11-13"></span>[\[24\]](#page-1-5) N. D. Dao and D.-C. Lee, "Operation and control scheme of a five-level hybrid inverter for medium-voltage motor drives,'' *IEEE Trans. Power Electron.*, vol. 33, no. 12, pp. 10178–10187, Dec. 2018.
- <span id="page-11-14"></span>[\[25\]](#page-2-3) K. Wang, Z. Zheng, L. Xu, and Y. Li, "A generalized carrier-overlapped PWM method for neutral-point-clamped multilevel converters,'' *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 9095–9106, Sep. 2020.
- <span id="page-11-15"></span>[\[26\]](#page-2-4) A. Nabae, I. Takahashi, and H. Akagi, ''A new neutral-point-clamped PWM inverter,'' *IEEE Trans. Ind. Appl.*, vos. IA-17, no. 5, pp. 518–523, Sep. 1981.
- <span id="page-11-16"></span>[\[27\]](#page-2-5) E. Ozdemir, S. Ozdemir, and L. M. Tolbert, ''Fundamental-frequencymodulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system,'' *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4407–4415, Nov. 2009.
- <span id="page-11-17"></span>[\[28\]](#page-2-6) E. Candan, N. C. Brooks, A. Stillwell, R. A. Abramson, J. Strydom, and R. C. N. Pilawa-Podgurski, ''A six-level flying capacitor multilevel converter for single-phase buck-type power factor correction,'' *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6335–6348, Jun. 2022.
- <span id="page-11-18"></span>[\[29\]](#page-2-7) T. A. Meynard and H. Foch, ''Multi-level conversion: High voltage choppers and voltage-source inverters,'' in *Proc. 23rd Annu. IEEE Power Electron. Specialists Conf.*, Jun. 1992, pp. 397–403.
- <span id="page-11-19"></span>[\[30\]](#page-2-8) S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, ''A simple voltage balancing scheme for m-Level diode-clamped multilevel converters based on a generalized current flow model,'' *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2248–2259, Sep. 2008.
- <span id="page-11-20"></span>[\[31\]](#page-2-9) Y. Wang, J. Ye, R. Ku, Y. Shen, G. Li, and J. Liang, "A modular switched-capacitor multilevel inverter featuring voltage gain ability,'' *J. Power Electron.*, vol. 23, no. 1, pp. 11–22, Jan. 2023, doi: [10.1007/s43236-](http://dx.doi.org/10.1007/s43236-022-00508-9) [022-00508-9.](http://dx.doi.org/10.1007/s43236-022-00508-9)
- <span id="page-11-21"></span>[\[32\]](#page-2-10) E.-J. Lee and K.-B. Lee, "Performance improvement of cascaded H-bridge multilevel inverters with modified modulation scheme,'' *J. Power Electron.*, vol. 21, no. 3, pp. 541–552, Mar. 2021.
- <span id="page-11-22"></span>[\[33\]](#page-2-11) B. Chokkalingam, M. S. Bhaskar, S. Padmanaban, V. K. Ramachandaramurthy, and A. Iqbal, ''Investigations of multi-carrier pulse width modulation schemes for diode free neutral point clamped multilevel inverters,'' *J. Power Electron.*, vol. 19, no. 3, pp. 702–713, 2019.
- <span id="page-11-23"></span>[\[34\]](#page-2-12) M. M. C. Merlin and T. C. Green, "Cell capacitor sizing in multilevel converters: Cases of the modular multilevel converter and alternate arm converter,'' *IET Power Electron.*, vol. 8, no. 3, pp. 350–360, Mar. 2015.
- <span id="page-11-24"></span>[\[35\]](#page-2-13) D. Dung Le and D.-C. Lee, "Reduction of half-arm current stresses and flying-capacitor voltage ripples of flying-capacitor MMCs,'' *IEEE Access*, vol. 8, pp. 180076–180086, 2020.
- <span id="page-11-25"></span>[\[36\]](#page-3-9) Z. Deng, J. Liu, and S. Du, "A novel medium voltage five-level converter with minimized volume,'' *J. Power Electron.*, vol. 22, no. 10, pp. 1676–1686, Oct. 2022.
- <span id="page-11-26"></span>[\[37\]](#page-3-10) L. Wang, X. Chen, Z. Zhang, and X. Guo, ''Voltage equalization control of three-phase cascaded H-bridge multilevel rectifiers,'' *J. Power Electron.*, vol. 23, no. 2, pp. 230–240, Feb. 2023, doi: [10.1007/s43236-022-00537-4.](http://dx.doi.org/10.1007/s43236-022-00537-4)
- <span id="page-11-27"></span>[\[38\]](#page-3-11) B. Yan, H. Huang, and H. Wang, ''Robust phase-shifted model predictive control for cascaded H-bridge power supplies using linear matrix inequality,'' *J. Power Electron.*, vol. 22, no. 9, pp. 1496–1507, Sep. 2022.



JONATHAN PRIBADI (Graduate Student Member, IEEE) received the B.S. degree in electrical power engineering from the Bandung Institute of Technology (ITB), Bandung, Indonesia, in 2016. He is currently pursuing the Ph.D. degree in electrical engineering with Yeungnam University, Gyeongsan, South Korea.

His current research interests include multilevel converter topologies, PWM modulation, and control techniques for various high-power applications.

MIN-SEOK KIM (Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Yeungnam University, Gyeongsan, South Korea, in 2019 and 2023, respectively.

He is currently a Research Engineer with the Inverter Engineering Design Team, Hyundai Motor Company, South Korea. His research interests include motor drive and fail-safe control strategies for electric vehicles and multilevel inverters for MV applications.



DONG-CHOON LEE (Fellow, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 1985, 1987, and 1993, respectively.

He was a Research Engineer with Daewoo Heavy Industry, South Korea, from 1987 to 1988. He has been a Faculty Member of the Department of Electrical Engineering, Yeungnam University, Gyeongsan, South Korea, since 1994. He was a

Visiting Scholar with the Power Quality Laboratory, Texas A&M University, College Station, TX, USA, in 1998; the Electrical Drive Center, University of Nottingham, Nottingham, England, U.K., in 2001; the Wisconsin Electric Machines and Power Electronics Consortium, University of Wisconsin, Madison, WI, USA, in 2004; and the FREEDM Systems Center, North Carolina State University, Raleigh, NC, USA, from September 2011 to August 2012. His current research interests include power converter design and control, renewable energy and its grid connection, ac machine drives, and dc power systems. He served as the Editor-in-Chief for the *Journal of Power Electronics* of the Korean Institute of Power Electronics (KIPE), from January 2015 to December 2017. In 2019, he was the President of KIPE. He served as the General Chair for ICPE 2023-ECCE Asia, Jeju, South Korea. He is serving as an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS and the IEEE PELS Chapter Chair for the Taegu Section.