

RESEARCH ARTICLE

A Novel Structure Between WL Spaces to Improve the Retention Characteristics in 3D NAND Flash

YUNEJAE SUH^{ID}1,2, HYEWON KYUNG^{ID}1,3, YOUNGHO JUNG⁴, AND DAEWOONG KANG^{ID}1¹Department of Next Generation Semiconductor Convergence and Open Sharing System, Seoul National University, Seoul 08826, Republic of Korea²Department of Electronic Engineering, Soongsil University, Seoul 06978, Republic of Korea³School of Electrical and Electronics Engineering, Chung-Ang University, Seoul 06974, Republic of Korea⁴Department of Electronic and Electrical Engineering, Daegu University, Gyeongsan, Gyeongsangbuk-do 38453, Republic of Korea

Corresponding authors: Youngho Jung (05jung@daegu.ac.kr) and Daewoong Kang (freekite@snu.ac.kr)

This work was supported by Daegu University through the Research Grant 20190531.

ABSTRACT As NAND flash evolved from two-dimensional (2D) to three-dimensional (3D), all cells have been changed to share a charge trap layer (CTL). This change has a lateral charge spreading effect, which is the trapped charge spreading laterally. This lateral charge spreading effect causes a major problem in NAND flash reliability. In this study, we introduce a new structure that can improve lateral charge spreading by defining a new parameter called ‘intercell CTL thickness’ and modifying the CTL structure in the WL spaces. When the intercell CTL thickness decreases, the ISPP slope remains relatively constant up to a certain thickness, indicating that program efficiency does not decrease until that critical point. However, as the intercell CTL thickness decreases, the current also decreases, which can be explained by the screen effect and dielectric constant reduction. As for the thickness of the CTL, which is the trap nitride thickness, it decreases while the oxide thickness increases. As a result, it causes a decrease in the total dielectric constant, resulting a decrease in cell current. In addition, as the physical CTL thickness decreases, more charges will be trapped in the same V_{TH} condition. More charges strengthen the screen effect on the electric field, causing a decrease in cell current. In this study, we will discuss the retention characteristics of this novel structure, investigate the window characteristics between lateral charge spreading with cell current, and propose the optimal point.

INDEX TERMS 3D NAND, lateral charge spreading, charge trap layer, intercell CTL thickness, ISPP slope, cell current, dielectric constant, screen effect.

I. INTRODUCTION

NAND flash memory has evolved from 2D NAND flash to 3D NAND flash, with higher capacity [1], [2], [3]. In addition to high capacity, 3D NAND flash has more advantages such as improved program efficiency and reduced interference [4], [5], [6]. However, unlike 2D NAND, 3D NAND has a structure in which the CTL is shared between all cells [7], [8]. This shared CTL structure causes several problems because the neighboring cells are connected. First, charges are trapped in the word line (WL) space region [9], [10]. This causes a screen effect that shields the electric field, which decreases cell current [10]. Furthermore, more than 200 layers of stacked cells in 3D NAND flash, the reduction in cell current becomes a significant issue [11], [12]. In addition, this

structure has an issue where trapped charges spread over time [13], [14], [15], [16]. These problems caused by the transition to 3D NAND raise issues with reliability, which leads to an important challenge [3], [17], [18]. In this study, we introduce a modified 3D NAND device structure by changing the shape of the CTL between WL spaces with reduced CTL thickness. This advanced novel structure is expected to decrease lateral charge spreading. In addition, to find the optimization point for this modified CTL thickness, we introduce a parameter called ‘intercell CTL thickness’. By observing the ISPP slope and cell current with intercell CTL thickness variation, we identified the optimization thickness point for retention characteristics.

II. DEVICE STRUCTURE

Figure 1(a) shows a simulated structure of conventional 3D NAND flash. The simulated device has a three-dimensional

The associate editor coordinating the review of this manuscript and approving it for publication was Giambattista Gruosso^{ID}.

TABLE 1. Conditions for device simulation.

	Erase	Program	Retention	Read
Selected cell	-18 V	18 V	0 V	-5 ~ 12 V
Unselected cell	0 V	6 V	0 V	6 V
B/L	0 V	0 V	0 V	0 ~ 1 V
Time	5×10^{-2} s	3×10^{-3} s	1×10^3 s	-
Temperature	-	-	300 K	-

structure, and the figure shows a cross-sectional view of the 3D structure cut vertically. Tungsten was used for the gate. The gate length and WL space length are 25 nm and 25 nm, respectively. The thicknesses of the tunneling oxide, charge trap nitride, and blocking oxide (ONO) are 5 nm, 7 nm, and 7 nm, respectively. The thickness of the polysilicon channel is 10 nm. The mesh consists of 2 nm hexahedral structure for the smallest area. Figure 1(c) shows the novel structure of this 3D NAND flash and defines the intercell CTL thickness. This parameter represents the thickness of the charge trap layer in the WL space, which is the inter-cell region, and it is reduced from 7 nm to 1 nm. In other words, when the intercell CTL thickness is 7 nm, the device retains the structure of conventional 3D NAND flash as shown in Figure 1(b). While in the case of a 1 nm intercell CTL, the thickness is shown in Figure 1(c). The device consists of three cells. The source and drain doping concentration are n-type $2 \times 10^{18} \text{ cm}^{-3}$, and the polysilicon channel doping concentration is p-type $5 \times 10^{18} \text{ cm}^{-3}$. The erase, program, retention, and read conditions of the device are described in Table 1. The physical parameters of the materials were referenced from previous studies [19], [20], [21], [22]. In this study, the constant current method was used to extract threshold voltage at $I_D = 1 \mu\text{A}$ [23]. The simulations were conducted using Synopsys' Sentaurus technology computer-aided design (TCAD). A nonlocal tunneling (NLT) model was applied to the tunneling oxide and polysilicon channel for program/erase operations, and the Shockley Read Hall (SRH) model was applied [24], [25].

III. RESULTS AND DISCUSSION

In this study, the intercell CTL thickness was reduced from 7 nm to 1 nm as shown in Figure 1(b). The primary purpose of this novel structure is to mitigate the lateral charge spreading. The first thing to check is how much lateral spreading has occurred. Figure 2 shows the distribution of trapped electrons in CTL and the retention characteristics after 1000 s at 300 K. In the case of Figure 2(a), the intercell CTL thickness is 7 nm, while in the case of Figure 2(b), the intercell CTL thickness is 1 nm. The same positions in Figure 2(a) and Figure 2(b) are set as point A and point B. It shows that the point A has more charge than point B.

Figure 3 shows the actual number of trapped electrons at points A and B. In the case of point A, it shows a charge of 10^{12} C/cm^3 , while point B shows a charge of 10^9 C/cm^3 .




FIGURE 1. Cross-sectional view of the simulated 3D device with (a) hexahedral mesh structure with a minimum size of 2 nm (b) 7 nm intercell CTL thickness, (c) 3 nm intercell CTL thickness.

This means that the electrons spread out more for the intercell CTL thickness of 7 nm than 1 nm. Figure 4 shows the ΔV_{TH} depending on retention from 0 s to 10^3 s at 300 K, and Figure 5 shows V_{TH} difference(= ΔV_{TH}) between at 0 s and 1,000 s [26]. It indicates that ΔV_{TH} decreases as the intercell CTL thickness decreases. In other words, ΔV_{TH} for the thinner intercell CTL thickness decreased with less lateral charge spreading. This can be explained by the diffusion transport model as follows [14], [15], [27] as shown




FIGURE 2. Trapped electron distribution in CTL after retention to 1,000 s at 300 K of 3D NAND device structure with (a) 7 nm intercell CTL thickness with point A, (b) 1 nm intercell CTL thickness with point B. Points A and B are discussed in Figure 3.




FIGURE 3. Comparison of trapped charge at point A and point B of Figure 2.

in Figure 6. The 1 nm intercell CTL in Figure 6(b) shows a more challenging obstacle to the lateral diffusion of the trapped electrons compared to the 7 nm intercell CTL due to the narrow path [28].

Figure 7 shows the incremental step pulse programming (ISPP) slope characteristics. It was confirmed that the slope increased significantly until the CTL thickness reached 2 nm, but saturated starting from 3 nm as shown in Figure 7. This is because decreasing the charge trap layer thickness physically limits the amount for the trapped charge [29], [30]. From this simulation result it was identified that the trap layer thickness is 3 nm for the limit. Therefore, there is no loss in terms of program efficiency up to 3 nm, when the ISPP slope remains relatively constant [31], [32].




FIGURE 4. V_{TH} difference(= ΔV_{TH}) in the variation of retention time from 0 s to 1,000 s at 300 K and intercell CTL thickness from 1 nm to 7 nm respectively. The selected cell was programmed as $V_{TH} = 3$ V and other cells were programmed as $V_{TH} = -1$ V in the initial state. When the intercell CTL thickness is thinner, the V_{TH} difference decreases, resulting in the reduction of lateral charge spreading.




FIGURE 5. V_{TH} difference(= ΔV_{TH}) between 1,000 s and 0 s at 300 K. (inset: Transfer curves in the variation of intercell CTL thickness, from 1 nm to 7 nm. V_{TH} was targeted to 3 V at 0 s in all intercell CTL thicknesses).

Figure 8 shows the cell current characteristics depending on the intercell CTL thickness before and after retention. It was observed that the current decreases for the thinner intercell CTL in both cases. However, 1,000 s retention characteristics show that the cell current increases, which is due to the decrease in V_{TH} caused by lateral charge spreading [15]. The decrease in current by the reduction in intercell CTL thickness can be explained by two mechanisms as follows.

First, it can be explained by the screen effect [10], [33]. Figure 9 compares the amount of trapped charge for a programmed cell ($V_{TH} = 3$ V) at 1 nm and 7 nm intercell CTL thickness, which shows more electrons are trapped with a thinner CTL thickness at the same V_{TH} target. It means that the screen effect increases due to stronger shielding electric




FIGURE 6. Diffusion transport mechanism of trapped electrons in 3D NAND devices with (a) 7 nm intercell CTL thickness, (b) 1 nm intercell CTL thickness. The narrow path in CTL reduces charge diffusion.




FIGURE 7. ISPP slope in the variation of intercell CTL thickness, from 1 nm to 7 nm (inset: ISPP slope extraction to measure slope of ΔV_{TH} divided by ΔV_{PGM} , when V_{PGM} varied from 12 V to 18 V).

field [10]. Therefore, this screen effect results in a decrease in current [10], [33].

Second, the variation of nitride thickness causes current differences. Figure 10 shows intercell CTL thicknesses of 7 nm and 1 nm, respectively. In the case of the 7 nm intercell CTL thickness, there is more nitride with a dielectric constant ($\epsilon = 7.5$) compared to the oxide with a dielectric constant ($\epsilon = 3.9$). As a result, thicker nitride makes a higher capacitance value, indicating more cell current [34]. Therefore, the cell current of 7 nm intercell CTL thickness should increase.




FIGURE 8. Cell current at 0 s Initial state and 1,000 s retention state in the variation of intercell CTL thickness, from 1 nm to 7 nm.




FIGURE 9. Trapped charge in charge trap layer in intercell CTL thickness 1 nm and 7 nm. V_{TH} was the same targeted at 3 V.

This reduction in cell current in 3D NAND flash with more than 200 layers of stacked cells can make a significant issue [11], [12]. Therefore, there is a tradeoff relationship between the decreasing of intercell CTL thickness, which can mitigate lateral charge spreading, and the decrease in cell current. Furthermore, including ISPP slope, these several factors show window characteristics indicating the presence of an optimization point.

Figure 11 shows the tradeoff between cell current and the parameter ΔV_{TH} , which is a measure of lateral charge spreading in Figure 5. For the thinner intercell CTL, lateral charge spreading was reduced and the cell current decreased in Figure 5 and Figure 8 respectively. This shows the intercell CTL thickness window characteristics and means that the optimization point exists in this range. A range of 3-4 nm in this specific structure can also be regarded as the optimization point for retention and current since the ISPP slope shows a relatively constant characteristic up to 3 nm, as shown in Figure 7.




FIGURE 10. Fringing field and difference of dielectric constant at oxide ($\epsilon = 3.9$) and nitride ($\epsilon = 7.5$) region in 3D NAND device with (a) 7 nm intercell CTL thickness, (b) 1 nm intercell CTL thickness.




FIGURE 11. Cell current and retention characteristics in the variation of intercell CTL thickness, from 1 nm to 7 nm.

IV. CONCLUSION

In this study, a novel structure was introduced by modifying the intercell CTL thickness to mitigate lateral charge spreading. The retention characteristics, cell current, and ISPP slope were discussed in the variation of intercell CTL thickness. As the intercell CTL thickness decreases, lateral charge spreading caused by the diffusion transport mechanism is reduced. The cell current, however, also decreases with the reduction of intercell CTL thickness by the increase in the screen effect from the increased trapped electrons and the reduction in dielectric constant. The ISPP slope shows a sharp decrease from the critical point due to the physical

limitation in the thickness of the CTL. Therefore, program efficiency is not degraded before the intercell CTL thickness reaches the critical value. In conclusion, considering these characteristics, we suggested an optimal point for the intercell CTL thickness, and the novel structure provided higher reliability and reduced lateral charge spreading with less degradation of cell current and higher program efficiency by finding the optimization point.

REFERENCES

- [1] C. Monzio Compagnoni, A. Goda, A. S. Spinelli, P. Feeley, A. L. Lacaita, and A. Visconti, "Reviewing the evolution of the NAND flash technology," *Proc. IEEE*, vol. 105, no. 9, pp. 1609–1633, Sep. 2017.
- [2] Y. Li and K. N. Quader, "NAND flash memory: Challenges and opportunities," *Computer*, vol. 46, no. 8, pp. 23–29, Aug. 2013.
- [3] C. Monzio Compagnoni and A. S. Spinelli, "Reliability of NAND flash arrays: A review of what the 2-D-to-3-D transition meant," *IEEE Trans. Electron Devices*, vol. 66, no. 11, pp. 4504–4516, Nov. 2019.
- [4] A. Goda, "3-D NAND technology achievements and future scaling perspectives," *IEEE Trans. Electron Devices*, vol. 67, no. 4, pp. 1373–1381, Apr. 2020.
- [5] S. K. Park and J. Moon, "Characterization of inter-cell interference in 3D NAND flash memory," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 3, pp. 1183–1192, Mar. 2021.
- [6] N. Righetti and G. Puzilli, "2D vs 3D NAND technology: Reliability benchmark," in *Proc. IEEE Int. Integr. Rel. Workshop (IIRW)*, Oct. 2017, pp. 1–6.
- [7] R. Katsumata, "Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, Jun. 2009, pp. 136–137.
- [8] E.-S. Choi and S.-K. Park, "Device considerations for high density and highly reliable 3D NAND flash cell in near future," in *IEDM Tech. Dig.*, Dec. 2012, pp. 9.4.1–9.4.4.
- [9] X. Jia, L. Jin, W. Hou, Z. Wang, S. Jiang, K. Li, D. Huang, H. Liu, W. Wei, J. Lu, A. Zhang, and Z. Huo, "Impact of cycling induced intercell trapped charge on retention charge loss in 3-D NAND flash memory," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 62–66, 2020.
- [10] W. Y. Choi, H. S. Kwon, Y. J. Kim, B. Lee, H. Yoo, S. Choi, G.-S. Cho, and S.-K. Park, "Influence of intercell trapped charge on vertical NAND flash memory," *IEEE Electron Device Lett.*, vol. 38, no. 2, pp. 164–167, Feb. 2017.
- [11] R. Meyer, Y. Fukuzumi, and Y. Dong, "3D NAND scaling in the next decade," in *IEDM Tech. Dig.*, Dec. 2022, pp. 26.1.1–26.1.4.
- [12] S. Huang and B. Ray, "Overcoming the low cell current bottleneck of 3D NAND flash memory array with novel device design," in *Proc. Device Res. Conf. (DRC)*, Jun. 2023, pp. 1–2.
- [13] C. Kang, J. Choi, J. Sim, C. Lee, Y. Shin, J. Park, J. Sel, S. Jeon, Y. Park, and K. Kim, "Effects of lateral charge spreading on the reliability of TANOS (Ta/N/AIO/SiN/Oxide/Si) NAND flash memory," in *Proc. IEEE Int. Rel. Phys. Symp.*, Apr. 2007, pp. 167–170.
- [14] Z. Lun, S. Liu, Y. He, Y. Hou, K. Zhao, G. Du, X. Liu, and Y. Wang, "Investigation of retention behavior for 3D charge trapping NAND flash memory by 2D self-consistent simulation," in *Proc. Int. Conf. Simul. Semiconductor Processes Devices (SISPAD)*, Sep. 2014, pp. 141–144.
- [15] D. Oh, B. Lee, E. Kwon, S. Kim, G. Cho, S. Park, S. Lee, and S. Hong, "TCAD simulation of data retention characteristics of charge trap device for 3-D NAND flash memory," in *Proc. IEEE Int. Memory Workshop (IMW)*, May 2015, pp. 1–4.
- [16] C. Woo, S. Kim, J. Park, H. Shin, H. Kim, G.-B. Choi, M.-S. Seo, and K. H. Noh, "Modeling of charge failure mechanisms during the short term retention depending on program/erase cycle counts in 3-D NAND flash memories," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Apr. 2020, pp. 1–6.
- [17] S. I. Shim, J. Jang, and J. Song, "Trends and future challenges of 3D NAND flash memory," in *Proc. IEEE Int. Memory Workshop (IMW)*, May 2023, pp. 1–4.
- [18] S.-K. Park, "Technology scaling challenge and future prospects of DRAM and NAND flash memory," in *Proc. IEEE Int. Memory Workshop (IMW)*, May 2015, pp. 1–4.

[19] D.-H. Kim, S. Cho, D. H. Li, J.-G. Yun, J. H. Lee, G. S. Lee, Y. Kim, W. B. Shim, S. H. Park, W. Kim, H. Shin, and B.-G. Park, "Program/Erase model of nitride-based NAND-type charge trap flash memories," *Jpn. J. Appl. Phys.*, vol. 49, no. 8R, Aug. 2010, Art. no. 084301.

[20] T. Yang, Z. Xia, D. Shi, Y. Ouyang, and Z. Huo, "Analysis and optimization of threshold voltage variability by polysilicon grain size simulation in 3D NAND flash memory," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 140–144, 2020.

[21] D. Son, J. Park, and H. Shin, "Investigation and compact modeling of hot-carrier injection for read disturbance in 3-D NAND flash memory," *IEEE Trans. Electron Devices*, vol. 67, no. 7, pp. 2778–2784, Jul. 2020.

[22] Y. J. Kim, J. G. Kang, B. Lee, G.-S. Cho, S.-K. Park, and W. Y. Choi, "Effects of abnormal cell-to-cell interference on p-type floating gate and control gate NAND flash memory," *Jpn. J. Appl. Phys.*, vol. 53, no. 4S, Apr. 2014, Art. no. 04ED12.

[23] S. Ichino, A. Teramoto, R. Kuroda, T. Mawaki, T. Suwa, and S. Sugawa, "Statistical analysis of threshold voltage variation using MOSFETs with asymmetric source and drain," *IEEE Electron Device Lett.*, vol. 39, no. 12, pp. 1836–1839, Dec. 2018.

[24] S. Sahay and D. Strukov, "A behavioral compact model for static characteristics of 3D NAND flash memory," *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 558–561, Apr. 2019.

[25] I. Lee, D. H. Kim, D. Kang, and I. H. Cho, "Investigation of poly silicon channel variation in vertical 3D NAND flash memory," *IEEE Access*, vol. 10, pp. 108067–108074, 2022.

[26] S. Kim and H. Shin, "Analysis of the effect of residual holes on lateral migration during the retention operation in 3-D NAND flash memory," *IEEE Trans. Electron Devices*, vol. 68, no. 12, pp. 6094–6099, Dec. 2021.

[27] J. Wu, J. Chen, and X. Jiang, "Multiscale simulation of lateral charge loss in Si₃N₄ 3D NAND flash based on density functional theory," *J. Phys. D, Appl. Phys.*, vol. 52, no. 39, Sep. 2019, Art. no. 395103.

[28] P. Degond, F. Méhats, and C. Ringhofer, "Quantum energy-transport and drift-diffusion models," *J. Stat. Phys.*, vol. 118, nos. 3–4, pp. 625–667, Feb. 2005.

[29] G. S. Kar, G. Van den bosch, A. Cacciato, P. Blomme, S. Van Aerde, A. Arreghini, L. Breuil, A. De Keersgieter, V. Paraschiv, C. Vrancken, B. Douhard, O. Richard, I. Debusschere, J. Van Houdt, and B. Tang, "Novel bi-layer poly-silicon channel vertical flash cell for ultrahigh density 3D SONOS NAND technology," in *Proc. 3rd IEEE Int. Memory Workshop (IMW)*, May 2011, pp. 1–4.

[30] A. Arreghini, G. S. Kar, G. Van den bosch, and J. Van Houdt, "Impact of charge trapping layer thickness and new trade-off in performance characteristics of 3-D SONOS devices," *IEEE Electron Device Lett.*, vol. 34, no. 5, pp. 632–634, May 2013.

[31] W.-C. Chen, H.-T. Lue, Y.-H. Hsiao, T.-H. Hsu, X.-W. Lin, and C.-Y. Lu, "Charge storage efficiency (CSE) effect in modeling the incremental step pulse programming (ISPP) in charge-trapping 3D NAND flash devices," in *IEDM Tech. Dig.*, Dec. 2015, pp. 5.5.1–5.5.4.

[32] K. Nam, C. Park, J.-S. Yoon, H. Jang, M. S. Park, J. Sim, and R.-H. Baek, "Origin of incremental step pulse programming (ISPP) slope degradation in charge trap nitride based multi-layer 3D NAND flash," *Solid-State Electron.*, vol. 175, Jan. 2021, Art. no. 107930.

[33] J. H. Chang, J. H. Uhm, H. S. Kwon, E. Kwon, and W. Y. Choi, "Influence of channel hole remaining ratio on hemi-cylindrical vertical NAND flash memory," *IEEE Electron Device Lett.*, vol. 43, no. 9, pp. 1432–1435, Sep. 2022.

[34] H.-T. Lue, S.-C. Lai, T.-H. Hsu, P.-Y. Du, S.-Y. Wang, K.-Y. Hsieh, R. Liu, and C.-Y. Lu, "Understanding barrier engineered charge-trapping NAND flash devices with and without high-K dielectric," in *Proc. IEEE Int. Rel. Phys. Symp.*, Apr. 2009, pp. 874–882.



YUNJAE SUH was born in Seoul, South Korea, in 1998. He is currently pursuing the B.S. degree in electronic engineering with Soongsil University, Seoul. His research interests include device design with TCAD simulation and characterization of 3D-NAND flash memory.



HYEWON KYUNG was born in Ulsan, South Korea, in 2001. She is currently pursuing the B.S. degree in electrical and electronics engineering with Chung-Ang University, Seoul, South Korea. Her research interests include process design of device with TCAD simulation and the reliability of 3D-NAND flash memory.



YOUNGHO JUNG received the B.S. degree in electronics engineering from Dongguk University, Seoul, South Korea, in 2005, the M.S. degree from Seoul National University, Seoul, in 2007, and the Ph.D. degree from Oregon State University, Corvallis, OR, USA, in 2014. His Ph.D. research was in wide band and high accuracy $\Delta\Sigma$ ADC. From 2007 to 2009, he was a Graphics Memory Design Engineer with SK-Hynix Semiconductor, Icheon-si, South Korea. From 2014 to 2018, he was a Circuit Design Engineer with Maxim Integrated Products Inc., Beaverton, OR, USA. He is currently an Assistant Professor in electrical engineering with Daegu University, Gyeongsangbuk-do, South Korea. His research interests include low power ADC, CMOS RF modeling, and memory.



DAEWOONG KANG received the Ph.D. degree in electrical engineering from Seoul National University, Seoul, in 2009. From 2000 to 2015, he was with Samsung Electronics Company Ltd., Yongin-si, South Korea, where he was in charge of developing 2D/3D NAND flash as a PI Principal Engineer. From 2015 to 2019, he was a Senior Technologist (Principal) with Western Digital Corporation (WDC), San Jose, USA. From 2019 to 2022, he was a NAND Product Vice President (VP) with SK-Hynix Semiconductor, Icheon-si, South Korea, and developed the vertical NAND flash product with 128 layers for the first time in the world. His current research interests include the NAND process integration, cell characteristics, and reliability of 3D flash memory.

...