

Received 3 January 2024, accepted 16 January 2024, date of publication 22 January 2024, date of current version 1 February 2024. *Digital Object Identifier 10.1109/ACCESS.2024.3356559*

# **RESEARCH ARTICLE**

# Open-Circuit Fault-Tolerant Method for Half-Bridge Switches of Three-Level Quasi-Switched Boost T-Type Inverter to Improve Voltage Gain

# DUC-TRI DO<sup>O</sup>[,](https://orcid.org/0000-0002-4096-5208) (Member, IEEE), KHAI M. [N](https://orcid.org/0000-0001-7135-5077)GUYEN<sup>O</sup>, AND VINH-THANH TRAN<sup>O</sup>

Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology and Education, Ho Chi Minh City 700000, Vietnam Corresponding author: Vinh-Thanh Tran (tranvinhthanh.tc@gmail.com)

This work was supported by T2023-02NTÐ Project.

**ABSTRACT** The three-level quasi-switched boost T-type inverter (3L-qSBT<sup>2</sup>I) can feature buck-boost operating and shoot-through (ST) immunity with high voltage gain and low component voltage rating. In order to improve the reliability of  $3L$ -qSBT<sup>2</sup>I, this paper proposes an open-circuit fault-tolerant (OC-FT) method to solve OC faults of semiconductor devices. Under this approach, OC faults of half-bridge switches of the  $T^2$ I branch are addressed. To solve these faults, one extra normally-closed (NC) relay is integrated with the  $3L$ -qSBT<sup>2</sup>I, which connects neutral points of DC-link voltage and inverter side. In normal condition, this relay is closed and the inverter operates like a conventional  $3L$ -qSBT<sup>2</sup>I. In post-fault operation, this relay is opened and the inverter operates like a two-level inverter. A new two-level space vector modulation (SVM) scheme is introduced to control this inverter. Unlike any traditional OC-FT methods, in this proposed method, almost large voltage vectors are still used, in post-fault operating. Therefore, the voltage gain of the proposed method is increased compared to others. Comparison study and experimental results are presented to validate the proposed topology and FT method.

**INDEX TERMS** T-type inverter, quasi-switched boost, fault-tolerant, three-level inverter, open-circuit fault.

## **I. INTRODUCTION**

<span id="page-0-1"></span><span id="page-0-0"></span>Beside conventional two-stage inverters where a voltagesource inverter (VSI) is placed after a DC-DC boost converter, impedance-source inverters (ISIs) are attracted topologies [\[1\],](#page-13-0) [\[2\]. Th](#page-13-1)e ISIs can buck/boost output voltage in single-stage power conversion and immune to shoot-through (ST) state, which appears when all switches in any inverter branch are simultaneously gated on [1] [and](#page-13-0) [\[2\]. Th](#page-13-1)e first generation of ISIs is Z-source inverter (ZSI) which uses diodes, inductors and capacitors to construct impedance-source network [\[3\]. In](#page-13-2) order to decrease capacitor voltage rating of ZSI

<span id="page-0-2"></span>The associate editor coordinating the review of this manuscript and approving it for publication was Md. Rabiul Isla[m](https://orcid.org/0000-0003-3133-9333)<sup>1</sup>.

<span id="page-0-6"></span><span id="page-0-5"></span><span id="page-0-4"></span><span id="page-0-3"></span>and provide continuous input current, quasi-Z-source inverters (qZSIs) have been presented [\[4\]. In](#page-13-3) ZSIs/qZSIs, boost factor, which is defined by ratio between DC-link voltage and input voltage, is  $1/(1 - 2D)$ , where *D* is ST duty ratio [\[3\],](#page-13-2) [\[5\].](#page-13-4) Because ST state is inserted within zero vectors, the value of *D* is limited by  $(1 - M)$  where *M* is modulation index,  $M \le 1$  $[3]$ ,  $[4]$ ,  $[5]$ ,  $[6]$ . As a result, the buck-boost operation of these topologies is inflexible to be controlled. Moreover, ST current, which goes through inverter side switches in ST state, is total currents of all inductor currents in impedance-source network [\[3\],](#page-13-2) [\[4\],](#page-13-3) [\[5\],](#page-13-4) [\[6\]. Th](#page-13-5)is ST current generates high conduction losses and switching losses of semiconductor devices and decreases system efficiency [\[7\]. Q](#page-13-6)uasi-switched boost inverters (qSBIs) were introduced to improve performance

<span id="page-1-3"></span><span id="page-1-2"></span>of ISIs compared to traditional ZSIs/qZSIs [\[7\],](#page-13-6) [\[8\]. U](#page-13-7)nlike ZSIs/qZSIs, qSBIs use more active switches, diodes and less inductors/capacitors than ZSIs/qZSIs [\[7\],](#page-13-6) [\[8\],](#page-13-7) [\[9\]. B](#page-13-8)ecause of having extra switches in impedance-source network, the boost factor/voltage gain of qSBIs are very flexible to be controlled [\[8\],](#page-13-7) [\[10\],](#page-13-9) [\[11\]. T](#page-13-10)here are many studies reported for qSBIs to improve inductor current profile, boost factor, voltage gain and system efficiency [\[8\],](#page-13-7) [\[10\],](#page-13-9) [\[11\]. S](#page-13-10)pecially, three-level quasi-switched boost T-type inverter  $(3L-qSBT<sup>2</sup>I)$ introduced many advantages than others [\[10\],](#page-13-9) [\[11\]. I](#page-13-10)n literatures [\[10\],](#page-13-9) [\[11\], th](#page-13-10)e boost factor of the inverter is defined as  $2/(2-3D-D_0)$ , where  $D_0$  is extra duty ratio of boost-network switches,  $D \le D_0 \le (1 - D)$ . The boost factor of the works in [\[10\]](#page-13-9) and [\[11\]](#page-13-10) can enhance to twice of that in ZSIs/qZSIs [\[10\].](#page-13-9) In literature [\[11\], m](#page-13-10)odulation index utilization is improved compared to [\[10\], w](#page-13-9)hich directly enhances voltage gain and efficiency of the whole system. In summary, with benefit of high voltage gain, the qSBIs bring many advantages compared to ZSIs/qZSIs [\[11\].](#page-13-10)

<span id="page-1-7"></span><span id="page-1-6"></span><span id="page-1-5"></span><span id="page-1-4"></span>The ISIs are based on high switching frequency semiconductor devices. These devices are able to face with problems which are categorized into short-circuit faults (SCFs) and open-circuit faults (OCFs) [\[12\]. I](#page-13-11)n order to improve system reliability and stability, these problems should be taken into account  $[12]$ ,  $[13]$ ,  $[14]$ . The SCF is very serious because it generates a huge short-circuit (SC) current which goes through inverter branches [\[14\]. T](#page-13-13)his SC current can lead to the destruction of not only faulty components but also healthy parts of the system. Fortunately, with the help of impedancesource network, amplitude of SC current can be limited which ensures the safety of healthy parts of the system [\[14\]. I](#page-13-13)t gives more time for the inverter to address the SCF. Normally, the inverter is stopped whenever a SCF is diagnosed [\[14\].](#page-13-13) Unlike the SCF, the OCF has attracted much researchers [\[12\],](#page-13-11) [\[13\],](#page-13-12) [\[14\],](#page-13-13) [\[15\],](#page-13-14) [\[16\],](#page-13-15) [\[17\],](#page-13-16) [\[18\]. M](#page-13-17)ost of reports about faulttolerant (FT) methods for OCFs were presented for  $3L-T^2I$ following impedance-source networks [\[15\],](#page-13-14) [\[16\],](#page-13-15) [\[17\],](#page-13-16) [\[18\].](#page-13-17) The OCFs of these ISIs are classified into two groups: 1) OCFs of semiconductor devices of impedance-source network, and 2) OCFs of inverter side switches. The first group of OCFs is completely done by using control methods presented in literature [\[17\]. T](#page-13-16)he second group of OCFs is divided into: 1) OCFs of half bridge switches (*F*1) and 3) OCFs of bi-directional switches or inner switches (*F*2). The simplest FT method for *F*2 introduces the faulty legs to operate like a two-level inverter with the help of healthy half-bridge switches [\[15\],](#page-13-14) [\[16\],](#page-13-15) [\[17\]. T](#page-13-16)he *F*1 is more serious than *F*2 [\[19\],](#page-13-18) [\[20\],](#page-13-19) [\[21\],](#page-13-20) [\[22\]. C](#page-13-21)ommonly solutions for this fault are to use redundant inverter legs [\[19\],](#page-13-18) [\[20\]. A](#page-13-19)lthough they can recover amplitude of output load voltages/currents, they require more extra devices which increases weight and size of the whole system. Other solutions to reconfigure inverter under failure mode are to use FT pulse-width modulation (PWM) techniques [\[21\],](#page-13-20) [\[22\]. T](#page-13-21)he conventional FT methods for *F*1 trigger off both upper/lower half-bridge switches of

<span id="page-1-1"></span><span id="page-1-0"></span>faulty phase and turn on inner-switches. Now, the faulty phase is always connected to neutral-point of DC-link voltage through healthy bi-directional switches. The phase angles of references of healthy phases are modified compared to normal operating to recover sinusoidal waveforms at output load voltage/current. The main drawback of these PWMbased solutions is that amplitude of output load voltages and currents are decreased to 1/2 that of normal condition [\[15\],](#page-13-14) [\[16\],](#page-13-15) [\[17\],](#page-13-16) [\[18\],](#page-13-17) [\[21\],](#page-13-20) [\[22\]. N](#page-13-21)ote that the value 1/2 mentioned above is true when output load voltages are calculated √ as  $1/\sqrt{3}MBV_{dc}$ , in normal condition, where *B* and  $V_{dc}$  are defined as boost factor and input voltage of the inverter. When applying conventional sinusoidal-PWM method in normal operation, the value of decrement under faulty condition is  $1/\sqrt{3}$ . With the help of buck/boost operation of ISIs, the decrement of output voltages can be addressed by increasing DC-link voltage  $[15]$ ,  $[16]$ ,  $[17]$ ,  $[18]$ . However, it leads to increase component voltage ratings, under faulty condition.

This paper will present a new space-vector modulation (SVM) FT method for *F*1 to increase voltage gain of the  $3L-qSBT<sup>2</sup>I$  under faulty condition. One extra normallyclosed (NC) relay is added to the neutral-points of the inverter to implement the proposed FT method. When the *F*1 occurs, this NC relay is opened, and the inverter operates like a two-level qSBI. The operating of faulty half-bridge switch is replaced by healthy half-bridge switches and bi-directional switches. As a result, most large voltage vectors are still ensured by using proposed method during post-fault operating. Therefore, the voltage gain of the proposed method is enhanced in comparison with traditional FT methods. Under this SVM strategy, the inverter can obtain following advantages.

<span id="page-1-10"></span><span id="page-1-9"></span><span id="page-1-8"></span>1) The proposed method can ensure the operation of the inverter under OCF of half-bridge switches without decrement of output load voltage/current amplitude.

2) This approach can increase voltage gain of the inverter to at least  $2/\sqrt{3}$  times compared to existing FT methods.

3) This method can improve component voltage ratings such as capacitor/semiconductor voltage stresses in comparison with previous FT methods.

<span id="page-1-14"></span><span id="page-1-13"></span><span id="page-1-12"></span><span id="page-1-11"></span>The rest of this paper has seven sections which will detail the operation of the  $3L$ -qSBT<sup>2</sup>I under the proposed FT method and highlight its benefits. In section  $II$ , the control methods and steady-state analysis under normal and failure modes of *F*1 have been presented. Section [III](#page-5-0) and [IV](#page-5-1) introduce design guidelines and small signal analysis of the  $3L-qSBT<sup>2</sup>I$ . Base on small-signal models, the comments on stability of the system are presented. Power loss contribution of the proposed inverter is investigated in section [V.](#page-6-0) Comparison study about voltage gain and component voltage ratings has been attached in section [VI.](#page-8-0) Simulation and experimental results are presented in section [VII](#page-9-0) to verify the accuracy of the proposed FT method. The summary of this paper is presented in section [VIII.](#page-13-22)

<span id="page-2-1"></span>

**FIGURE 1.** Proposed topology of 3L-qSBT2I.

# <span id="page-2-0"></span>**II. THREE-LEVEL QUASI-SWITCHED BOOST T-TYPE INVERTER (3L-qSBT<sup>2</sup> I) AND PROPOSED FAULT-TOLERANT METHOD FOR HALF-BRIDGE SWITCHES**

The topology of  $3L$ -qSBT<sup>2</sup>I is drawn in Fig. [1,](#page-2-1) which includes  $qSB$  circuit following by  $3L-T^2I$ . In this topology, one NC relay  $K$  is added between  $qSB$  circuit and inverter side to feature FT characteristic. The qSB network is constructed by one inductor  $L_B$ , two capacitors  $C_P$ ,  $C_N$ , two active switches  $S_P$ ,  $S_N$  and four diodes  $D_1 - D_4$ . The conventional 3L-T<sup>2</sup>I consists of three inverter legs, each leg is constructed by four switches  $S_{1X} - S_{4X}$  ( $X = A, B, C$ ). Operating of the proposed inverter in normal and post-fault operation are detail below.

# A. NORMAL OPERATION OF 3L-QSBT<sup>2</sup>I

Under normal operating, the NC relay *K* is closed, which connects points "O" and " $O_1$ " of the proposed 3L-qSBT<sup>2</sup>I, as shown in Fig. [1.](#page-2-1) The inverter side has three-level output voltages which are  $+V_{CP}$ , 0-V, and  $-V_{CN}$ . Value  $+V_{CP}$  is created at output voltage  $V_{XO}$  when point "*P*" of the qSB network is clamped to terminal " $X$ " through switch  $S_{1X}$ . This state is called state [P]. Similarly, when switches  $S_{2X}$  and  $S_{3X}$ are simultaneously gated on, state [O] is generated which is value 0-V of  $V_{XO}$ . Value − $V_{CN}$  of  $V_{XO}$  is represented by state [N] which is generated by triggering on switch *S*4*<sup>X</sup>* . Note that switches  $S_{2X}$  and  $S_{3X}$  are respectively turned on in state [P] and [N] without affecting output voltage.

Buck/boost operation of qSB network is controlled by two active switches *SP*, *S<sup>N</sup>* , and ST state of inverter side which is classified into five operating modes, as shown in Figs.  $2(a) - 2(e)$  $2(a) - 2(e)$ . In non-ST modes 1 – 4, the inverter side operates like any conventional  $3L-T^2I$ . When inverter side operates under ST mode, the output pole voltage *VXO* is zero. So, this ST state is only appeared within zero vectors [OOO], [PPP], or [NNN]. As a result, ST duty ratio *D* is limited by  $(1 - M)$ , where *M* is modulation index,  $M \leq 1$ . The operation of 3L-qSBT<sup>2</sup>I under normal condition has been detailed in [\[10\]](#page-13-9) and [\[17\]. I](#page-13-16)n short, capacitor voltages *VCP*, *VCN* and boost factor *B* are defined as follows.

$$
\begin{cases}\nV_{CP} = V_{CN} = \frac{V_{dc}}{2 - 3D - D_0} \\
B = \frac{V_{PN}}{V_{dc}} = \frac{V_{CP} + V_{CN}}{V_{dc}} = \frac{2}{2 - 3D - D_0}\n\end{cases}
$$
\n(1)

<span id="page-2-2"></span>

FIGURE 2. Operating modes of 3L-qSBT<sup>2</sup>I under normal condition.  $(a)-(d)$  non-ST modes  $1 - 4$ ,  $(e)$  ST mode.

where  $D_0$  is extra duty ratio of switches  $S_P$  and  $S_N$  of qSB circuit.

<span id="page-2-3"></span>

**FIGURE 3.** Simulation results of 3L-qSBT<sup>2</sup>I under OCF of  $S_{1A}$  with 450-V of  $V_{PN}$ , 56- $\Omega$  resistor load. From top to bottom: Capacitor voltages  $V_{CP}$ ,  $V_{CN}$ , output load currents  $I_{RX}$  (X = A, B, C), output pole voltage  $V_{AO}$ , and output line-to-line voltage  $V_{AB}$ .

Conventional sinusoidal-PWM method has been used to controlled the inverter side, in normal operation. So, peak output load voltage  $\hat{V}_{XG}$  and the voltage gain *G* of the inverter are defined as follows.

$$
\begin{cases}\n\hat{V}_{KG} = M \frac{V_{PN}}{2} = \frac{MV_{dc}}{2 - 3D - D_0} \\
G = \frac{\hat{V}_{KG}}{V_{dc}/2} = \frac{2M}{2 - 3D - D_0}\n\end{cases}
$$
\n(2)

# B. FT METHOD FOR 3L-QSBT<sup>2</sup>I TO SOLVE OCF AT S<sub>1A</sub>

<span id="page-2-4"></span>In  $3L$ -qSBT<sup>2</sup>I, OCFs are able to occur at boost switches  $S_P$ ,  $S_N$  or inverter side half-bridge switches  $S_{1X}/S_{4X}$  or bi-directional switches *S*2*<sup>X</sup>* /*S*3*<sup>X</sup>* . This paper only focuses on OCFs at half-bridge switches *S*1*<sup>X</sup>* /*S*4*<sup>X</sup>* . The other OCFs are

completely addressed by previous studies [\[15\],](#page-13-14) [\[16\],](#page-13-15) [\[17\],](#page-13-16) [\[18\]. B](#page-13-17)ecause 3L-T<sup>2</sup>I is symmetrical, the OCF of  $S_{1A}$  is considered in this section. The OCFs occurring at other half-bridge switches can be addressed by the same way as OCF of *S*1*A*.

The simulation results for case of *S*1*<sup>A</sup>* OCF under 450-V of DC link voltage and  $56-\Omega$  of three-phase resistive load are illustrated in Fig. [3.](#page-2-3) When the OCF occurs at switch  $S_{1A}$ , the value  $+V_{PN}/2$  of output pole voltage  $V_{AO}$  represented by state [P] cannot be obtained. In positive half cycle of output load current, state [P] is replaced by state [O] because switch *S*2*<sup>A</sup>* is gated on. As a result, amplitude of output load current is significantly decreased, in positive half cycle, as shown in Fig. [3.](#page-2-3) The OCF of *S*1*<sup>A</sup>* also generates unbalanced capacitor voltages and significant distortion of output line-to-line voltage *VAB*, as illustrated in Fig. [3.](#page-2-3)

In order to solve this OCF, the proposed method opens NC relay *K* during post-fault operating. So, in this time interval, the output voltage  $V_{XO}$  has only two-values  $+V_{PN}/2$  and - $V_{PN}/2$  represented by states [P] and [N]. It is evident that states [P] and [N] of healthy phases (phases *B* and *C*) are still generated by the same way as normal condition by using two healthy switches  $S_{1X}$  and  $S_{4X}$ . In faulty phase (phase *A*), state [N] is still created by turning on switch *S*4*A*. While, state [P] is created with the help of bi-directional switches  $S_{2X}$ ,  $S_{3X}$  and state [P] of other healthy phases. For example, if the inverter operates under voltage vector [PNP], switches *S*4*<sup>B</sup>* and *S*1*<sup>C</sup>* are triggered on at the same time. State [P] of phase *C* is connected to phase *A* by triggering on bidirectional switches  $S_{2A}$ ,  $S_{3A}$ ,  $S_{2C}$ , and  $S_{3C}$ , as shown in Fig. [4.](#page-3-0)

<span id="page-3-0"></span>

**FIGURE 4.** Operation of inverter under vector [PNP] with proposed FT method.

It can be seen that the state [P] of phase *A* is just ensured by state [P] of other healthy phases. As a result, voltage vector [PNN] is not obtained in this FT method because both phases *B* and *C* operate under state [N]. Space vector diagram (SVD) for the proposed FT method is depicted in Fig. [5.](#page-3-1) Note that vector [FFF] represents ST state of inverter side which is created by turning on all switches of  $3L-T^2I$ . The SVD is divided into five sectors  $(I - V)$ . In this section, dwelltime calculation and switching pattern selection are detailed. Sectors I and II are considered to be analyzed. Other sectors can be done by the same way as sector II.

<span id="page-3-1"></span>

**FIGURE 5.** SVD of the proposed FT method for OCF at  $S_{1A}$ .

<span id="page-3-4"></span>**TABLE 1.** Dwell-time calculation for proposed method.

Sector	Dwell-times			
I	$t_1 = MT \sin(\pi/3 - \theta) / \sqrt{3}$ ; $t_2 = MT \sin(\theta + \pi/3) / \sqrt{3}$ $t_0 = T - t_1 - t_2 - t_1$			
П	$t_1 = MT \sin(2\pi/3 - \theta) / \sqrt{3}$ ; $t_1 = MT \sin(\theta - \pi/3) / \sqrt{3}$ $t_0 = T - t_2 - t_3 - t_0$			
Ш	$t_3 = MT \sin(\pi - \theta) / \sqrt{3}$ ; $t_4 = MT \sin(\theta - 2\pi / 3) / \sqrt{3}$ $t_0 = T - t_1 - t_4 - t_0$			
IV	$t_4 = MT \sin \left( \frac{4\pi}{3} - \theta \right) / \sqrt{3}$ ; $t_5 = MT \sin \left( \theta - \pi \right) / \sqrt{3}$ $t_0 = T - t_4 - t_5 - t_7$			
V	$t_5 = MT \sin(5\pi/3 - \theta) / \sqrt{3}$ ; $t_1 = MT \sin(\theta - 4\pi/3) / \sqrt{3}$ $t_0 = T - t_1 - t_5 - t_7$			

#### C. DWELL-TIME CALCULATION

If the top of reference vector  $\vec{V}_{ref}$  falls in sector I, four voltage vectors  $\vec{V}_{ST}$ ,  $\vec{V}_0$ ,  $\vec{V}_1$ ,  $\vec{V}_2$  are utilized to synthesize the reference vector. Relationship between these vectors is expressed as:

$$
\begin{cases} \vec{V}_{ref} = (\vec{V}_{ST}t_D + \vec{V}_0t_0 + \vec{V}_1t_1 + \vec{V}_2t_2) / T \\ T = t_D + t_0 + t_1 + t_2 \end{cases}
$$
(3)

where  $t_D$ ,  $t_0$ ,  $t_1$ ,  $t_2$  are on-times of candidate voltage vectors  $\vec{V}_{ST}$ ,  $\vec{V}_0$ ,  $\vec{V}_1$ ,  $\vec{V}_2$ , and *T* is sample time.

These voltage vectors are defined as follows.

<span id="page-3-3"></span><span id="page-3-2"></span>
$$
\begin{cases}\n\vec{V}_{ref} = M \left| \vec{V}_{ref} \right|_{\text{max}} e^{j\theta} \\
\vec{V}_0 = \vec{V}_{ST} = 0 \\
\vec{V}_1 = 2/3BV_{dc} e^{-j\pi/3} \\
\vec{V}_2 = 2/3BV_{dc} e^{j\pi/3}\n\end{cases}
$$
\n(4)

where *M* is modulation index and  $M \leq 1$ ; *B* is boost-factor which is defined in [\(1\),](#page-2-4) and  $\left| \vec{V}_{ref} \right|_{\text{max}}$  is maximum amplitude

of reference vector which is defined below.

$$
\left| \vec{V}_{ref} \right|_{\text{max}} = BV_{dc}/3 \tag{5}
$$

Substituting  $(4)$  and  $(5)$  into  $(3)$ , the dwell-times of these candidate voltage vectors are expressed as follows. √

$$
\begin{cases}\n t_1 = MT \sin (\pi/3 - \theta) / \sqrt{3} \\
 t_2 = MT \sin (\theta + \pi/3) / \sqrt{3} \\
 t_0 = T - t_1 - t_2 - t_D\n\end{cases} (6)
$$

Similar to sector I, if the reference vector is in sector II, four vectors  $\vec{V}_{ST}$ ,  $\vec{V}_0$ ,  $\vec{V}_1$ ,  $\vec{V}_3$  are used to obtain reference vector, and following equation is obtained.

$$
\begin{cases} \vec{V}_{ref} = (\vec{V}_{ST}t_D + \vec{V}_0t_0 + \vec{V}_2t_2 + \vec{V}_3t_3) / T \\ T = t_D + t_0 + t_2 + t_3 \end{cases}
$$
(7)

where  $t_3$  is dwell-time of voltage vector  $\vec{V}_3$ .

The voltage vector  $\vec{V}_3$  in [\(7\)](#page-4-1) is expressed as follow.

<span id="page-4-2"></span><span id="page-4-1"></span>
$$
\vec{V}_3 = \frac{2}{3} B V_{dc} e^{j2\pi/3} \tag{8}
$$

Based on  $(4)$ ,  $(5)$ ,  $(7)$ , and  $(8)$  the dwell-times of these voltage vectors are calculated as follows.

$$
\begin{cases}\n t_2 = MT \sin (2\pi/3 - \theta) / \sqrt{3} \\
 t_3 = MT \sin (\theta - \pi/3) / \sqrt{3} \\
 t_0 = T - t_2 - t_3 - t_D\n\end{cases}
$$
\n(9)

#### <span id="page-4-5"></span>**TABLE 2.** Switching sequences for proposed FT method.



Dwell-time calculation for other sectors has been conducted by the same way as sector II. Table [1](#page-3-4) summarizes dwell-times of candidate voltage vectors for proposed method. The minimum value of  $(t_0 + t_0)$  is obtained in sector I. Based on  $(6)$ , this minimum value is  $(1 - M)T$  which is obtained at phase angle  $O = 0$  (rad). To ensure  $t_0 \geq 0$ , the maximum of ST duty ratio  $D = t_D/T$  is limited as  $(1 - M)$ .

#### D. SWITCHING PATTERN SELECTION

When location of reference vector is in sector I, switching sequence is selected as: [FFF]-[PNP]-[PPN]-[NNN]-[FFF] and return, which is presented in Fig.  $6(a)$ . PWM control signals of two switches  $S_p$  and  $S_N$  are also depicted in Fig.  $6(a)$ . The non-ST mode 3 is delayed by 90 degrees from ST mode to obtain good inductor current profile. In additional, duty ratios of switches  $S_p$  and  $S_N$  are also extended to  $D_0$  to increase boost factor of the inverter. It should be evident that  $D \leq$  $D_0 \leq (1-D)$  [\[10\],](#page-13-9) [\[11\]. S](#page-13-10)imilar to sector I, switching pattern

<span id="page-4-4"></span><span id="page-4-3"></span><span id="page-4-0"></span>

**FIGURE 6.** Switching patterns for sectors I and II, and control signals of two switches  $S_p$  and  $S_N$ .

for sector II is selected as [FFF]-[PPN]-[NPN]-[NNN]-[FFF] and return, which is shown in Fig.  $6(b)$ . The control signals of boost switches are the same as that in sector I. Switching sequences for other sectors are listed in Table [2.](#page-4-5)

#### E. STEADY-STATE ANALYSIS

In post-fault operation of the OCF at *S*1*A*, the inverter has the same DC-DC operation compared to that in normal condition. Therefore, two capacitor voltages and boost factor of the inverter are still determined by  $(1)$ . However, the peak-value of output phase voltage, now, equal to amplitude of reference vector, which is expressed as follow.

$$
\hat{V}_{XG} = M \left| \vec{V}_{ref} \right|_{\text{max}} = \frac{2MV_{dc}}{3(2 - 3D - D_0)} \tag{10}
$$

The voltage gain of the inverter in post-fault operation is defined as follow.

$$
G = \frac{\hat{V}_{XG}}{V_{dc}/2} = \frac{4M}{3(2 - 3D - D_0)}\tag{11}
$$

When duty ratio  $D_0$  obtains minimum value  $D$ , the voltage gain of the inverter is minimum. While, maximum value of voltage gain *G* is achieved at value  $(1 - D)$  of coefficient  $D_0$ . 2*M*

$$
\begin{cases}\nG_{\min} = \frac{2M}{3(1 - 2D)} \\
G_{\max} = \frac{4M}{3(1 - 2D)} = 2G_{\min}\n\end{cases}
$$
\n(12)

#### <span id="page-5-0"></span>**III. COMPONENT SELECTIONS**

#### A. INDUCTOR AND CAPACITOR SELECTIONS

Key waveforms of the proposed inverter are presented in Fig. [7.](#page-5-2) The waveforms of inductor current are drawn in two cases: 1)  $V_{dc} \geq V_{PN}/2$  denoted by  $B \leq 2$ , and 2)  $V_{dc}$  <  $V_{PN}/2$  denoted by  $B > 2$ , as shown in Figs. [7\(a\)](#page-5-2) and  $7(b)$ , respectively. Based on  $(1)$ , case 1 is achieved when  $3D + D_0 \le 1$ , and case 2 is obtained when  $3D + D_0 > 1$ . For case 1, the inductor  $L_B$  stores energy in NST modes  $1 - 3$ , and ST mode, as shown in Fig. [7\(a\).](#page-5-2) While, the inductor *L<sup>B</sup>* only stores energy in NST mode 3 and ST mode, in case 2. Hence, the inductor  $L_B$  current ripple is calculated as follows.

$$
\Delta I_{LB} = \begin{bmatrix} \frac{V_{dc}(D+D_0-3DD_0-D_0^2)T}{L_B(4-6D-2D_0)}; \text{ when } B \le 2\\ \frac{V_{dc}DT}{2L_B}; \text{ when } B > 2 \end{bmatrix}
$$
(13)

The average value of inductor current is calculated as:

$$
I_{LB} = \frac{P_O}{\eta \% V_{dc}}\tag{14}
$$

where  $P_O$  denotes output power and  $\eta\%$  is efficiency of the inverter.

The inductor  $L_B$  is chosen based on the condition  $\Delta I_{LB} \leq$  $x\%$ *I<sub>LB</sub>*, where  $x\%$  is maximum value of inductor current ripple. Hence, value of inductor  $L_B$  is determined as follows.

$$
L_B \ge \begin{bmatrix} \frac{\eta \% V_{dc}^2 (D + D_0 - 3D D_0 - D_0^2) T}{x \% P_0 (4 - 6D - 2D_0)}; \text{ when } B \le 2\\ \frac{\eta \% V_{dc}^2 DT}{2x \% P_0}; \text{ when } B > 2 \end{bmatrix} \tag{15}
$$

The capacitor voltage ripples in two cases are similar, which are expressed as follows.

$$
\Delta V_{Cj} = \frac{I_{PN} D_0 T}{2C_j}; \quad j = P, N \tag{16}
$$

where  $I_{PN}$  represents equivalent current of inverter side. Similar to inductor selection, both capacitors are selected in term of  $\Delta V_{Cj} \leq y\%V_{Cj}$ , where *y*% is maximum acceptable capacitor voltage ripple. Based on  $(1)$  and  $(16)$ , capacitances of *C<sup>P</sup>* and *C<sup>N</sup>* are determined as follows.

$$
C_j \ge \frac{I_{PN}D_0(2 - 3D - D_0)T}{2y\%V_{dc}}; \quad j = P, N \tag{17}
$$

#### B. SWITCHING DEVICE SELECTIONS

All switches and diodes of qSB network are designed to block half of DC-link voltage,  $V_{PN}/2$ . While, all MOSFETs/IGBTs of inverter side are designed to block DC-link voltage, *VPN* . Currents through all these switches/diodes are inductor current. The extra NC relay blocks half of DC-link voltage and carries inverter side current, *IPN* .

<span id="page-5-2"></span>

<span id="page-5-3"></span>**FIGURE 7.** Key waveforms of the proposed inverter under (a)  $B \le 2$  and (b)  $B > 2$ .

# <span id="page-5-1"></span>**IV. SMALL SIGNAL AND STABILITY ANALYSIS OF PROPOSED 3L-qSBT<sup>2</sup> I**

In order to analysis stability of the inverter, small signal analysis is presented. Because the proposed inverter is symmetrical, the operating of upper capacitor *C<sup>P</sup>* and lower capacitor *C<sup>N</sup>* are the same. Therefore, in small signal analysis, the *C<sup>P</sup>* and  $C_N$  are called capacitors  $C$ , and their capacitor voltages are equal,  $V_{CP} = V_{CN} = V_C$ . Operating modes of the inverter are presented in Fig. [2.](#page-2-2) Series resistor *rLB* has been added to inductor  $L_B$  to analyze small signal.

The average values of time intervals of non-ST modes 1 – 4 and ST mode are  $(\bar{d}_0 - \bar{d})T/2$ ,  $(\bar{d}_0 - \bar{d})T/2$ ,  $\bar{d}T$ ,

 $(1 - \bar{d}_0 - \bar{d})T$ ,  $\bar{d}T$ , respectively. Note that  $\bar{d}$  and  $\bar{d}_0$  are respectively average shoot-through (ST) duty ratio and extra duty ratios of *S<sup>P</sup>* and *S<sup>N</sup>* . The average values of inductor voltage  $\bar{v}_{LB}$  and capacitor currents  $\bar{i}_{CP}$  and  $\bar{i}_{CN}$  in any switching period *T* are expressed as follows.

$$
\bar{v}_{LB} = L_B \frac{d\bar{i}_{LB}}{dt} = \bar{v}_{dc} - \bar{v}_C (2 - 3\bar{d} - \bar{d}_0) - r_{LB} \bar{i}_{LB}, \quad (18)
$$

$$
\bar{i}_{CP} = \bar{i}_{CN} = C \frac{d\bar{v}_C}{dt} = (1 - 1.5\bar{d} - 0.5\bar{d}_0) \,\bar{i}_{LB} \n- (1 - \bar{d}) \bar{i}_{PN},
$$
\n(19)

where  $\bar{x}$  represents average model of signal  $x$ .

Assume that  $\bar{x}$  is the sum of DC component *X* and AC small signal  $\tilde{x}$ ,  $\tilde{x} \ll X$ . The [\(18\)](#page-6-1) and [\(19\)](#page-6-2) are rewritten as follows.

$$
L_B \frac{d\left(I_{LB} + \tilde{i}_{LB}\right)}{dt}
$$
  
=  $(V_{dc} + \tilde{v}_{dc})$   
-  $(V_C + \tilde{v}_C) \left[2 - 3\left(D + \tilde{d}\right) - \left(D_0 + \tilde{d}_0\right)\right]$   
-  $r_{LB}\left(I_{LB} + \tilde{i}_{LB}\right)$ , (20)  

$$
C \frac{d\left(V_C + \tilde{v}_C\right)}{dt}
$$
  
=  $-\left[1 - \left(D + \tilde{d}\right)\right] \left(I_{PN} + \tilde{i}_{PN}\right)$   
+  $\left[1 - 1.5\left(D + \tilde{d}\right) - 0.5\left(D_0 + \tilde{d}_0\right)\right] \left(I_{LB} + \tilde{i}_{LB}\right)$ , (21)

AC equations of  $(20)$  and  $(21)$  are presented as following equations.

$$
(L_B s + r_{LB}) \tilde{i}_{LB}
$$
  
=  $\tilde{v}_{dc} - (2 - 3D - D_0) \tilde{v}_C$   
+  $3V_C \tilde{d} + V_C \tilde{d}_0$ , (22)

$$
C\tilde{v}_C = 0.5 (2 - 3D - D_0) \tilde{i}_{LB}
$$
  
- 1.5I<sub>L</sub>ã - 0.5I<sub>L</sub>ã<sub>0</sub> - (1 - D)  $\tilde{i}_{PN} + I_{PN} \tilde{d}$ , (23)

Similar to the works in  $[10]$  and  $[11]$ , the output load voltages are controlled by controlling DC-link voltage *VPN* . The DC-link voltage is controlled through two capacitor voltages using ST duty ratio *D* and extra duty ratio  $D_0$ . Similar to [\[10\]](#page-13-9) and  $[11]$ , the ST duty ratio *D* is fixed and the coefficient  $D_0$ is used to control  $V_C$ . Based on  $(22)$  and  $(23)$ , the transfer function  $G(s) = \tilde{v}_C / \tilde{d}_0$  is expressed as follows. Note that this transfer function is constructed by setting  $\tilde{v}_{dc} = 0$ ,  $\tilde{d} = 0$ , and  $\tilde{i}_{PN} = 0$ .

$$
G(s) = \frac{\tilde{v}_C}{\tilde{d}_0} \begin{vmatrix} \tilde{v}_{dc} = 0 \\ \tilde{d} = 0 \\ \tilde{i}_{PN} = 0 \end{vmatrix}
$$
  
= 
$$
\frac{-I_{LB}L_{BS} + (2 - 3D - D_0) V_C - r_{LB}L_B}{2L_BCs^2 + 2r_{LB}Cs + (2 - 3D - D_0)^2},
$$
(24)

In order to comment on the stability of the system, bode diagrams of the proposed inverter under normal and failure

<span id="page-6-7"></span>

<span id="page-6-2"></span><span id="page-6-1"></span>**FIGURE 8.** Bode diagrams of G( s) and PI (s)•G (s) under (a) normal and (b) post-fault conditions.

<span id="page-6-8"></span>**TABLE 3.** Simulation and experimental parameters.

<span id="page-6-3"></span>

Parameters/Components		Values		
DC input voltage	$V_{dc}$	$200-V$		
AC output voltage	$V_{X,RMS}$	$110-VRMS$		
Modulation index	M	$0.7$ in normal, $0.78$ in post- fault		
ST duty ratio	D	$0.28$ in normal, $0.2$ in post- fault		
Extra duty ratio	$D_0$	$0.28$ in normal, $0.75$ in post- fault		
Line frequency	fo	50 Hz		
Switching frequency	f,	$5kHz - 10kHz$		
Boost inductor	$L_B$	3 mH/20 A, $r_{LB} = 0.5-\Omega$		
Boost capacitors	$C_P \& C_N$	B43640A9687M000, 680 μF/400 V, $r_{esr}$ = 50-mΩ		
LC filter	$L_f$ & $C_f$	3 mH and 10 µF		
Resistor load	$R_{\underline{X}}$	$56-\Omega$		
Boost switches	$S_P, S_N$	C3M0075120. 1200-V, 30-A, $r_{DS,on} = 75$ -m $\Omega$		
Inverter side switches	$S_{1X} - S_{4X}$	12M1H060, 1200-V, 36-A, $r_{DS,on} = 60$ -m $\Omega$		
Diodes	$D_1 - D_4$	60APF12. 1200-V, 60-A, $V_F$ = 1.4-V		
NC relay	Κ	BCH8-63, 400-V, 63-A, $r_K$ = 30m Ω		

<span id="page-6-6"></span><span id="page-6-5"></span><span id="page-6-4"></span>modes are drawn in Fig. [8.](#page-6-7) The parameters of *LB*, *rLB*, *C*, *D*,  $D_0$  are listed in Table [3.](#page-6-8) Capacitor voltages  $V_C$  in normal and post-fault operating are 225-V and 300-V, respectively. With 1-kW output power,  $I_{LB}$  is determined as 5-A. It can be seen from Fig. [8,](#page-6-7) gain margin and phase margin of the system are negative. Hence, the inverter is unstable under normal and failure conditions. In general, to control the DC-link voltage, a proportional integral derivative (PID) controller must be used. With  $k_p = 0.02$ ,  $k_i = 1$ ,  $k_d = 10^{-6}$ , the system is stable with positive gain margin and phase margin, as shown in Fig. [8.](#page-6-7) Note that  $k_p$ ,  $k_i$ ,  $k_d$  are respectively proportional, integral and derivative coefficients of PID controller.

#### <span id="page-6-0"></span>**V. POWER LOSS CALCULATION**

Power loss of the inverter is divided into conduction losses and switching losses. The conduction losses of any devices (inductor, capacitors, relay and semiconductor devices) are calculated by square of device's current multiplied by the resistance of the component. The switching losses of proposed FT method are calculated as follows.

Switches  $S_P$ ,  $S_N$  and diodes  $D_1 - D_4$  of qSB network have two switching events per switching period *T* . The switching voltages and currents of these switches are  $V_{PN}/2$  and inductor current *ILB*. Therefore, switching losses of these semiconductor devices are calculated as follows.

$$
P_{Sj,sw} = 2 \times \frac{1}{2} \frac{V_{PN}}{2} I_{LB} \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T}; j = P, N \quad (25)
$$

$$
P_{Dk,rr} = 2 \times \frac{V_{PN}}{2} \frac{Q_{rr}}{T}; \quad k = 1 \div 4 \tag{26}
$$

where  $P_{Si,sw}$  and  $P_{Dk,rr}$  are respectively switching loss and reverse recovery loss of MOSFETs and diodes; *tri* and *tfi* are current rise time and current fall time of MOSFETs; *tru* and *tfu* are voltage rise time and voltage fall time of MOSFETs; *Qrr* is reverse recovery charge of diodes.

In post-fault of *S*1*<sup>A</sup>* OCF, switching losses and reverse recovery losses of switches  $S_{1B}$  and  $S_{4B}$  are respectively equal to that of switches  $S_{1C}$  and  $S_{4C}$ . Hence, switching losses and reverse recovery losses of  $S_{1B}$  and  $S_{4B}$  are taken into account. There are no switching losses for *S*1*<sup>B</sup>* and *S*4*<sup>B</sup>* in sector V because phase *B* is always clamped to state [N]. Assume that power factor is 1, the output current of phase *B* is determined by  $i_{RB}(\omega) = I_{RB,peak} \cdot \sin(\omega - \pi/3 + \pi/2)$ , where  $ω$  is phase angle of reference vector  $\vec{V}_{ref}$ . When  $\pi/6 \leq ω \leq$  $\pi/3$ ,  $i_{RB}(\omega) \geq 0$ , locates in sector I, there are two switching events per switching period *T* for *S*1*<sup>B</sup>* and body diode *D*4*<sup>B</sup>* of  $S_{4B}$ . When  $\pi/3 \le \omega \le 7\pi/6$ ,  $i_{RB}(\omega) \ge 0$ ,  $\vec{V}_{ref}$  locates in sectors II, III and IV. In any switching period  $T$ , there is one switching event for  $S_{1B}$  and  $D_{4B}$ . When  $7\pi/6 \leq \omega \leq$  $4\pi/3$ ,  $i_{RB}(\omega) \leq 0$ , there is one switching action per *T* at switch *S*<sub>4</sub>*B* and body diode  $D_{1B}$ . However, when  $-\pi/3 \leq \omega \leq$  $\pi/6$ , the  $i_{RB}(\omega) \leq 0$ , there is two switching actions per *T* at switch  $S_{4B}$  and body diode  $D_{1B}$ . Switching currents of these devices are absolute value of  $i_{RB}(\omega)$ . Moreover, ST insertion generates one switching action for switch *S*1*<sup>B</sup>* and *S*4*<sup>B</sup>* in sectors  $II - IV$ , and two switching actions for only switch *S*1*<sup>B</sup>* in sectors I and V. Switching current for ST state is *ILB*/2 because there are two phases (phases *B* and *C*) carrying ST current *ILB*. Switching voltages of these switches are DClink voltage *VPN* . The switching losses and reverse recovery losses of *S*1*<sup>B</sup>* and *S*4*<sup>B</sup>* are expressed as follows.

$$
P_{S1B,sw} = \frac{3}{2} \times \frac{1}{2} V_{PN} \frac{I_{LB}}{2} \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T} + \frac{1}{2\pi} \int_{\pi/6}^{1/6} 2 \times \frac{1}{2} V_{PN} i_{RB}(\omega t) \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T} d(\omega t) + \frac{1}{2\pi} \int_{\pi/3}^{1/6} \frac{1}{2} V_{PN} i_{RB}(\omega t) \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T} d(\omega t) \quad (27)
$$

$$
F_{D1B,rr}^{D1B,rr} = \frac{1}{2\pi} \int_{7\pi/6}^{4\pi/3} V_{PN} \frac{Q_{rr}}{T} d(\omega t) + \frac{1}{2\pi} \int_{-\pi/3}^{\pi/6} 2 \times V_{PN} \frac{Q_{rr}}{T} d(\omega t)
$$
  
\n
$$
F_{S4B,sw} = \frac{1}{2} \times \frac{1}{2} V_{PN} \frac{I_{LB}}{2} \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T}
$$
 (28)

*T*

$$
+\frac{1}{2\pi}\int\limits_{7\pi/6}^{4\pi/3}\frac{1}{2}V_{PN}\left|i_{RB}(\omega t)\right|\frac{t_{ri}+t_{fu}+t_{ru}+t_{fi}}{T}d(\omega t)\\+\frac{1}{2\pi}\int\limits_{-\pi/3}^{\pi/6}2\times\frac{1}{2}V_{PN}\left|i_{RB}(\omega t)\right|\frac{t_{ri}+t_{fu}+t_{ru}+t_{fi}}{T}d(\omega t)
$$

(29)

 $P_{D\Delta R}$ <sub>rr</sub>

$$
= \frac{1}{2\pi} \int_{\pi/6}^{\pi/3} 2V_{PN} \frac{Q_{rr}}{T} d(\omega t) + \frac{1}{2\pi} \int_{\pi/3}^{7\pi/6} V_{PN} \frac{Q_{rr}}{T} d(\omega t) \quad (30)
$$

In phase *A*, there is no switching loss for switch *S*4*<sup>A</sup>* in sectors III and IV because phase *A* are always clamped to point *N*. In sectors I, II, and V, when  $-\pi/2 \le \omega \le \pi/2$ ,  $i_{RA}(\omega) \geq 0$ , there is two switching events at body-diode of *S*4*A*, in any switching period *T* . Moreover, the switching of *VAO* between states [P] and [N] generates two switching events per *T* at switches  $S_{3B}$ , when  $-\pi/3 \le \omega \le \pi/2$ . In sector II and V, when  $\pi/2 \le \omega \le 2\pi/3$  and  $-2\pi/3 \le \omega \le$  $-\pi/2$ ,  $i_{RA}(\omega) \leq 0$ , the switching of  $V_{AO}$  creates two switching events at switch *S*4*A*. There are two switching actions at bodydiode  $D_{3B}$  when  $\pi/2 \leq \omega \leq 2\pi/3$ . The switching losses and reverse recovery losses of *S*3*B*, *S*4*<sup>A</sup>* and their body-diodes are expressed as follows. Note that switching loss and reverse recovery loss of  $S_{3C}$  and its body-diode are the same as  $S_{3B}$ . Switching voltages and currents of these switches are *VPN* and  $|i_{RA}(\omega)|$ .

$$
P_{S3B,sw} = \frac{1}{2\pi} \int_{-\pi/3}^{\pi/2} 2 \times \frac{1}{2} V_{PN} i_{RA}(\omega t) \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T} d(\omega t)
$$
\n(31)

*PD*3*B*,*rr*

$$
=\frac{1}{2\pi}\int_{\pi/2}^{2\pi/3} 2 \times V_{PN} \frac{Q_{rr}}{T} d(\omega t)
$$
\n(32)

*PS*4*A*,*sw*

$$
= \frac{1}{2\pi} \int_{\pi/2}^{2\pi/3} 2 \times \frac{1}{2} V_{PN} |i_{RA}(\omega t)| \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T} d(\omega t) + \frac{1}{2\pi} \int_{-2\pi/3}^{-\pi/2} 2 \times \frac{1}{2} V_{PN} |i_{RA}(\omega t)| \frac{t_{ri} + t_{fu} + t_{ru} + t_{fi}}{T} d(\omega t)
$$
(33)

*PD*4*A*,*rr*

$$
=\frac{1}{2\pi}\int_{-\pi/2}^{\pi/2} 2 \times V_{PN} \frac{Q_{rr}}{T} d(\omega t)
$$
\n(34)

Parameters of the proposed inverter used to calculate power loss are shown in Table [3.](#page-6-8) The power loss is analyzed under

2

2

<span id="page-8-2"></span>



\* only consider maximum value; NA: not applicable.

<span id="page-8-1"></span>

**FIGURE 9.** Power loss contribution of the proposed inverter under 200-V of  $V_{dc}$ , 110-V<sub>rms</sub> of output load voltage and 1-kVA output power.

200-V input voltage and  $110\text{-V}_{\text{rms}}$  output load voltages. Values of modulation index *M*, ST duty ratio *D*, and extra duty ratio  $D_0$  for both normal and post-fault operating are listed in Table [3.](#page-6-8) With these parameters, DC-link voltage  $V_{PN}$  is boosted to 450-V in normal operation and 600-V in post-fault operation. The power loss contribution of the proposed inverter is shown in Fig. [9.](#page-8-1) This figure depicts that the power loss of the inverter under faulty conditions are higher than that in normal conditions. With 10-kHz switching frequency, total power loss of the inverter in normal operating is 73.1-W. While it is 91.8-W for case of post-fault operating with 10-kHz of switching frequency. This increment of power loss is because the switching losses of semiconductor devices in post-fault operating are higher than that in normal operating. As mentioned above, in post-fault condition, the DC-link voltage is 600-V while it is 450-V for normal condition. Moreover, the semiconductor devices of inverter side are switched at full-DC-link voltage in post-fault operating instead of half of DC-link voltage like normal condition. The increment of DC-link voltage and switching voltage are two main reasons which increase switching losses of devices. Efficiency of the inverter under normal conditions are calculated as  $92.69\%$  for 10-kHz of  $f_s$ , and  $95.06\%$  for  $5$ -kHz of *f<sup>s</sup>* . Under post-fault operation, efficiency of the proposed inverter is expressed as 90.82% for 10-kHz of *f<sup>s</sup>* , and 94.05% for 5-kHz of *f<sup>s</sup>* . It is clear that with higher loss, the inverter efficiency in post-fault operating is lower than that in normal condition.

# <span id="page-8-0"></span>**VI. COMPARISON STUDY**

The main contribution of the proposed FT inverter and control method is voltage gain improvement. Accordingly, voltage stresses of components are decreased. Some FT topologies based on impedance-source networks have been selected to compare with the proposed inverter to highlight these advantages. They are qSZI topology reported in  $[15]$ , which is constructed by installing a qZS network before a conventional 3L-T<sup>2</sup>I. The other FT topologies are  $3L$ -qSBT<sup>2</sup>I in [\[16\],](#page-13-15) [\[17\],](#page-13-16) and  $[18]$ , which combine a qSB network and 3L-T<sup>2</sup>I.

## A. OVERALL COMPARISON

Overall comparison between these studies is listed in Table [4.](#page-8-2) In general, the qZS-based inverter has more passive components such as inductors and capacitors than qSB-based inverters. However, the qSB-based inverters have larger numbers of semiconductor devices. In detail, the qZSI used 4 inductors, which uses 3 more inductors than others. For number of capacitors, the qZSI has 2 more capacitors than qSBIs in [\[16\],](#page-13-15) [\[17\], a](#page-13-16)nd [\[18\]](#page-13-17) and the proposed inverter. For semiconductor devices, the  $3L$ -qSBT<sup>2</sup>I reported in [\[16\],](#page-13-15) [\[17\], a](#page-13-16)nd [\[18\]](#page-13-17) and the introduced topology have 2 more diodes and 2 more IGBTs/MOSFETs than qZSI in [\[15\].](#page-13-14)

The FT methods in [\[15\],](#page-13-14) [\[16\], a](#page-13-15)nd [\[17\]](#page-13-16) introduce healthy phases of the inverter to operate with a three-level output pole voltage. For example, when OCF occurs at switches  $S_{1A}/S_{4A}$ , phases *B* and *C* still generate three-level voltage states [P], [O], and [N] at output like normal operating. As a result, unbalancing of capacitor voltages causes distortion at output load voltages and currents. While, the unbalanced neutral-point voltage does not affect output voltage/current for the work in [\[18\]](#page-13-17) and proposed inverter. It is because the work in [\[18\]](#page-13-17) and the proposed FT method introduce the inverter to operate like a two-level inverter with two operating states [O] and [N] for [\[18\], \[](#page-13-17)P] and [N] for the proposed method.

# B. VOLTAGE GAIN AND COMPONENT VOLTAGE STRESS **COMPARISONS**

Because these topologies are built based on impedancesource networks, the ST duty ratio *D* of inverter side is set

<span id="page-9-1"></span>

**FIGURE 10.** Comparison between proposed topology/method and others. (a) Modulation index M vs. voltage gain (G), (b) Voltage gain (G) vs. capacitor voltage stress, (c) Voltage gain (G) vs. boost switch/diode voltage stress, (d) Voltage gain (G) vs. half-bridge switch voltage stress, and (e) Voltage gain (G) vs. bi-directional switch voltage stress.

to  $(1 - M)$  for all the works in [\[15\],](#page-13-14) [\[16\],](#page-13-15) [\[17\], a](#page-13-16)nd [\[18\]](#page-13-17) and the proposed inverter. For the work in  $[17]$  and the proposed method, two values of voltage gain *G* are considered in this section, which are minimum boost and maximum boost obtaining by setting values  $D$  and  $(1 - D)$  for coefficient *D*0. Comparison about voltage-gain and component voltage stresses are shown in Fig. [10.](#page-9-1) Among these topologies, the studies in [\[15\]](#page-13-14) and [\[16\], a](#page-13-15)nd minimum boost of the work in [\[17\]](#page-13-16) have the smallest voltage gain, as shown in Fig. [10\(a\).](#page-9-1) The maximum boost of  $[17]$  and the work in  $[18]$  have higher voltage gain than [\[15\],](#page-13-14) [\[16\]](#page-13-15) and minimum boost of [\[17\]](#page-13-16) and the proposed method. However, when applying maximum boost, the proposed inverter has highest voltage gain compared to others, as presented in Fig.  $10(a)$ . In detail, when adopting the same value *M* for all these works, the voltage gain *G* of the proposed method is  $4M/[3(2M-1)]$ . While the voltage gains of [\[15\]](#page-13-14) and [\[16\]](#page-13-15) are  $M/[\sqrt{3}(2M - 1)]$ , and the voltage gains of [\[17\]](#page-13-16) and [\[18\]](#page-13-17) are  $2M/[\sqrt{3}(2M-1)]$ . It should be noted that these above values of voltage gains are obtained by applying maximum boost factors. It is clear that √ the proposed method can increase the voltage gain by  $2/\sqrt{3}$ times than [\[17\],](#page-13-16) [\[18\]](#page-13-17) and  $4/\sqrt{3}$  times than [\[15\]](#page-13-14) and [\[16\].](#page-13-15)

Because of having higher voltage gain, the proposed inverter has smaller component voltage stresses compared to others, as illustrated in Figs.  $10(b) - 10(d)$  $10(b) - 10(d)$ . In detail, with value *G* of voltage gain, the proposed method requires value 3*G*/(6*G*-4) of modulation index *M*. The modulation

indices of  $[15]$  and  $[16]$  are calculated as  $3G/(6G -$ √ 3). The modulation indices of [\[17\]](#page-13-16) and [\[18\]](#page-13-17) are expressed as  $3G/(6G - 2\sqrt{3})$ . It is clear that the proposed method has higher modulation index *M* compared to others. Meanwhile, the ST duty ratio *D* is maximized by  $(1 - M)$ . As a result, the proposed method requires smallest value of *D* compared to others. As listed in Table [4,](#page-8-2) having smaller value of *D* leads to have smaller value of boost factor *B* which causes capacitor and semiconductor voltage rating improvement, as shown in Figs.  $10(b) - 10(d)$  $10(b) - 10(d)$ . The inverter in [\[15\]](#page-13-14) has smallest capacitor voltage rating because it uses 4 capacitors instead of 2 capacitors in [\[16\],](#page-13-15) [\[17\], a](#page-13-16)nd [\[18\], a](#page-13-17)nd the proposed inverter. In general, the voltage stresses of half-bridge switches of proposed inverter are also smaller than others, except FT method in  $[18]$ , as presented in Fig.  $10(d)$ . The existing drawback of the proposed inverter is that it has higher voltage stresses of inner switches  $S_{2X}/S_{3X}$  of inverter side compared to other FT inverters, as illustrated in Fig.  $10(e)$ . It is common drawback of FT inverters which disconnect the neutral-point of DC-link with common-point of bi-directional switches, in post-fault operating [\[19\],](#page-13-18) [\[20\].](#page-13-19)

# <span id="page-9-0"></span>**VII. SIMULATION AND EXPERIMENTAL RESULTS**

#### A. SIMULATION RESULTS

Dynamic comparison between the proposed method and the work in [\[17\]](#page-13-16) is presented in this section. The parameters used for simulation are listed in Table [3.](#page-6-8) In normal operating, both

<span id="page-10-0"></span>

**FIGURE 11.** Simulation results of method in [\[17\]](#page-13-16) and proposed method. (a) Method in [\[17\], \(](#page-13-16)b) proposed method.

the proposed method and the method in [\[17\]](#page-13-16) are conducted with 0.7 of modulation index, 0.28 of ST duty ratio *D*, 0.28 of extra duty ratio  $D_0$ . Simulation results for these both methods are presented in Fig. [11.](#page-10-0)

In the simulation results, at  $t = 0.2$ (s), an OCF at switch  $S_{1A}$  is created. Assume that this OCF is detected at  $t = 0.22(s)$ and corresponding FT methods are activated to address this fault. Before  $t = 0.2$ (s), the inverters operate under normal condition with 225-V capacitor voltages and 450-V peak of DC-link voltage *VPN* , as shown in Fig. [11.](#page-10-0) The output pole voltage  $V_{AO}$  has three voltage levels  $+V_{CP}$ , 0-V, and -*VCN* . When OCF occurs at switch *S*1*A*, the output voltages and currents are significantly distortion. When applying conventional FT method in [\[17\], t](#page-13-16)he inverter needs 346-V of capacitor voltages and 692-V of DC-link voltage *VPN* at steady-state to recover amplitude of output load voltages/currents, as shown in Fig.  $11(a)$ . For method in the work [\[17\], th](#page-13-16)e modulation index *M*, ST duty ratio *D*, and extra duty ratio  $D_0$  are respectively set to 0.78, 0.22, 0.76. Because of the increment of  $D$  and  $D_0$  compared to that in normal operating, the capacitor voltages  $V_{CP}$  and  $V_{CN}$  and DC-link voltage *VPN* have overshoot in transient time. Maximum values of capacitor voltages and DC-link voltage during transient time

are respectively measured as 462-V and 924-V. This method needs 0.25(s) to obtain steady-state operating, as shown in Fig.  $11(a)$ .

For proposed method, the inverter needs 300-V of capacitor voltages and 600-V of DC-link voltage in post-fault operating to address OCF of *S*1*A*. As a result, the modulation index  $M$ , ST duty ratio  $D$ , and extra duty ratio  $D_0$  are set to 0.78, 0.2, and 0.75 respectively. Because of having smaller values of ST duty ratio *D* and extra duty ratio  $D_0$ , the proposed method has smaller capacitor voltages/DC-link voltage than [\[17\]. A](#page-13-16)ccording to simulation results shown in Fig. [11,](#page-10-0) the proposed method can decrease 13.3% capacitor voltages and DC-link voltage compared to method in [\[17\]. T](#page-13-16)he proposed method also has smaller peak-amplitude of DC-link voltage and capacitor voltages in transient time compared to method in [\[17\]. I](#page-13-16)t is measured that the peak values of *VCP*/*VCN* and *VPN* are 380-V and 760-V, respectively. These values of capacitor voltages and DC-link voltage decrease 17.7% compared to that in method [\[17\]. T](#page-13-16)he introduced method also has smaller time duration to obtain steady-state operation than method in  $[17]$ , which is measured as  $0.16(s)$ , as shown in Fig. [11\(b\).](#page-10-0)

<span id="page-10-1"></span>

**FIGURE 12.** Photo of experimental prototype.

<span id="page-10-2"></span>

**FIGURE 13.** (a) Testing circuit of NC relay K, (b) experimental results.

# B. EXPERIMENTAL RESULTS

The proposed FT method is further validated by using experimental prototype. The photo of laboratory prototype is depicted in Fig. [12.](#page-10-1) All MOSFETs 12M1H060 are applied for inverter side switches *S*1*<sup>X</sup>* – *S*4*<sup>X</sup>* . MOSFETs C3M0075120 are used for two switches *S<sup>P</sup>* and *S<sup>N</sup>* of qSB network. Isolated

<span id="page-11-1"></span>

**FIGURE 14.** Experimental results without applying proposed FT method. From top to bottom: (a) output pole voltage  $V_{AO}$ , output line-to-line voltage  $V_{AB}$ , capacitor voltages  $V_{CP}$ ,  $V_{CN}$ , output load currents  $I_{RA}$ ,  $I_{RB}$ .

<span id="page-11-0"></span>**TABLE 5.** Summary of experimental results.

	Vср	$V_{CN}$	$V_{RA,RMS}$	<b>IRA.RMS</b>	THD <sub>VAB</sub>	$THD_{IRA}$
Normal	$222 - V$	$214 - V$	$108-V$	$9-A$	83%	0.64%
OCF of $S_{14}$	٠	٠	۰	$\blacksquare$	119%	62.7%
Post-fault	$300-V$	$271 - V$	$105-V$	$1.85 - A$	140%	1.03%

IC TLP250 are adopted to drive these MOSFETs. Diodes 60APF12 are installed for diodes  $D_1 - D_4$  of impedancesource network. Microcontroller TMS320 F28335 and FPGA Cyclone II EP2C5T144C8 are used to generate control signals of inverter switches. BCH8-63 is used for NC relay *K*. In order to test the time to open relay  $K$ , testing circuit shown in Fig.  $13(a)$  is built. Experimental results for this test are shown in Fig.  $13(b)$ . It shows that the time delay to open relay *K* is 7.36-ms. So, in experiment, the relay *K* is opened 7.36-ms before activating the proposed FT method. Because the experimental prototype is just built to verify the accuracy of the proposed method, so, values of output load currents are much smaller than rated current of NC relay *K*. In detail, the RMS values of output load current are 3-A<sub>RMS</sub> at 1-kVA, while the rated current of relay *K* is 63-A. Therefore, spark inside the relay during the opening transient is very small and can be ignored. In practice, there is no matter with the spark inside the relay during the opening transient when selecting the relay with rated current higher than output load currents.

The parameters used in experiment are listed in Table [3.](#page-6-8) Summary of experimental results is listed in Table [5.](#page-11-0) The DC input source is set as 200-V to test the proposed method. Under normal condition, three coefficients modulation index  $M$ , ST duty ratio *D*, and  $D_0$  are selected as 0.7, 0.28, and 0.28. In this condition, two capacitor voltages are boosted to 222-V

<span id="page-11-2"></span>

**FIGURE 15.** FFT spectra of V<sub>AB</sub> and I<sub>RA</sub> under normal and failure modes.<br>(a), (c) Normal condition, (b), (d) faulty condition.

and 214-V. The RMS values of output load voltages and currents are measured as  $108-V<sub>RMS</sub>$  and  $1.9-A<sub>RMS</sub>$ , respectively.

Experimental results of *S*1*<sup>A</sup>* OCF are presented in Fig. [14.](#page-11-1) FFT spectra of output line-to-line volage *VAB* and output load current *IRA* under both normal and faulty conditions are shown in Fig. [15.](#page-11-2) It can be seen that when the OCF occurs at switch *S*1*A*, two capacitor voltages are seriously unbalanced, as shown in Fig.  $14(b)$ . It results in distortion at output line-to-line voltage and output load current, as shown in Figs.  $14(a)$  and  $14(b)$ . As shown in Figs.  $15(a)$ , and  $15(c)$ , under normal operation, THD values of *VAB* and *IRA* are measured as 83% and 0.64%. However, under faulty condition, these THD values are 119% and 62.7%, respectively. Moreover, unbalanced neutral-point voltage generates high amplitudes of DC components in *VAB* and *IRA*, which are denoted by 0-Hz components in FFT spectra of *VAB* and *IRA*, as depicted in Figs.  $15(b)$  and  $15(d)$ .

Experimental results when applying proposed FT method are shown in Figs. [16](#page-12-0) and [17.](#page-12-1) In post-fault operation, modulation index  $M$ , ST duty ratio  $D$  and duty ratio  $D_0$  are selected as 0.78, 0.2, and 0.75, respectively. With these values of parameters, two capacitor voltages *VCP* and *VCN* are boosted to 300-V and 271-V, respectively, as listed in Table [5.](#page-11-0) As a result, the peak-value of DC-link voltage *VPN* is increased compared to that in normal condition, as

<span id="page-12-0"></span>

**FIGURE 16.** Experimental results when applying proposed FT method. From top to bottom: (a) DC-link voltage  $V_{PN}$ , capacitor voltages  $V_{CP}$ ,  $V_{CN}$ , (b) output pole voltage  $V_{AO}$ , output line-to-line voltage  $V_{AB}$ , (c) output load voltages  $V_{RA}$ ,  $V_{RB}$ , output load currents  $I_{RA}$ ,  $I_{RB}$ .

presented in Fig.  $16(a)$ . Because of using ST state, the DClink voltage waveform is varied from 0-V to peak-value of *VPN* . The output load voltages and currents are recovered, as shown in Fig. [16\(c\).](#page-12-0) The RMS values of output load voltages and currents are measured as  $105-V<sub>RMS</sub>$  and 1.85-A<sub>RMS</sub>, respectively. When applying introduced FT method, the amplitude of DC components of output lineto-line voltages and load currents are significantly reduced which are zero, approximately, as shown in FFT spectra in Fig. [17.](#page-12-1) In post-fault operating, the inverter operates with two-levels of output pole voltage  $V_{AO}$ , which are  $\pm V_{PN}/2$ , as shown in Figs.  $16(b)$ . As a result, the output line-to-line voltage has three voltage levels which are  $+V_{PN}$ , 0-V, and - $V_{PN}$ , as shown in Figs. [16\(b\)](#page-12-0) and [17\(a\).](#page-12-1) Because of having smaller number of output voltage levels, in post-fault operating, THD values of *VAB* and *IRA* are higher than that in normal operation. These values are measured as 140% and 1.03%, as listed in Table [5.](#page-11-0) Although the THD of *VAB* in post-fault operation is higher than that in faulty condition (119%), FFT spectra of *VAB* has a very small amplitude of DC

<span id="page-12-1"></span>

<span id="page-12-2"></span>**FIGURE 17.** Experimental results of proposed FT methods (a) Output line-to-line voltage  $V_{AB}$  and its FFT spectra, (b) output load current  $I_{RA}$ and its FFT spectra.



FIGURE 18. Efficiency of 3L-qSBT<sup>2</sup>I under normal and post-fault operating.

component in post-fault operation. As a result, THD of *IRA* under post-fault operating (1.03%) is significantly reduced compared to that in faulty condition (62.7%), as listed in Table [5.](#page-11-0)

Efficiency of the inverter under normal and post-fault conditions is shown in Fig. [18.](#page-12-2) The results of efficiency are investigated under both 5-kHz and 10-kHz of switching frequency. It can be observed that when switching frequency is increased, the efficiency of system is decreased because switching losses of semiconductor devices are increased. In normal operating, the inverter obtains 92.5% and 93.7% peakefficiency under 10-kHz and 5-kHz switching frequency, respectively. Under post-fault operating, the efficiency of the inverter is decreased compared to that in normal condition, as shown in Fig. [18.](#page-12-2) This decrement is because the conduction losses and switching losses of the inverter are increased, in post-fault operating. Firstly, in post-fault operating, the DC-link voltage of the inverter is increased from 436-V to 571-V, which increases switching voltage of semiconductor

devices. As a result, switching losses are increased. Secondly, the inverter side must turn on bidirectional switches  $S_{2A}$ ,  $S_{3A}$ and switches  $S_{1X} - S_{3X}$  ( $X = B, C$ ) of other healthy phases (see Fig. [4\)](#page-3-0) to recover state [P] at faulty phase *A*. It results in increasing of conduction losses for this operating state. The efficiency decrement is the common drawback of FT methods [\[20\],](#page-13-19) [\[21\]. I](#page-13-20)t is price paying for system reliability and stability.

# <span id="page-13-22"></span>**VIII. CONCLUSION**

This paper has presented a new topology of  $3L$ -qSBT<sup>2</sup>I with FT feature which can address OCF of half-bridge switches. Under this proposed FT method, the proposed  $3L$ -qSBT<sup>2</sup>I can achieve some advantages such as: 1) stepping-up/down output voltage from single input DC source, 2) ensuring output voltage under normal and failure modes of semiconductor devices, 3) improving voltage gain and component voltage stresses of the inverter under failure mode. Some comparisons about voltage gain and component voltage ratings have been included in this paper to highlight the contribution of the introduced FT method. Accordingly, the voltage gain of the inverter can be increased at least  $2/\sqrt{3}$  times compared to previous FT mode for 3L-qSBT<sup>2</sup>I. A 1-kVA experimental prototype is utilized to validate the accuracy of the proposed method. It is measured that the peak-efficiency of the inverter is 93.7%, under normal operating and 91% under faulty condition. In the future, optimal prototype of the proposed  $3L-qSBT<sup>2</sup>I$  will be built for grid-connected applications to increase performance of the whole systems under both normal and failure modes. With proposed FT method, the reliability and stability of the system are increased. It makes the inverter more suitable for some applications requiring uninterruptible power supply (UPS) characteristic.

# **REFERENCES**

- <span id="page-13-0"></span>[\[1\] M](#page-0-0). A. Hasan and S. K. Parida, ''Mitigation of circulating current in three phase quasi-Z-source parallel inverters with PV and battery storage,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 2, pp. 2587–2594, Apr. 2022.
- <span id="page-13-1"></span>[\[2\] W](#page-0-1). Liang, Y. Liu, and J. Peng, ''A day and night operational quasi-Z source multilevel grid-tied PV power system to achieve active and reactive power control,'' *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 474–492, Jan. 2021.
- <span id="page-13-2"></span>[\[3\] F](#page-0-2). Z. Peng, ''Z-source inverter,'' *IEEE Trans. Ind. Appl.*, vol. 39, no. 2, pp. 504–510, Mar./Apr. 2003.
- <span id="page-13-3"></span>[\[4\] A](#page-0-3). Kumar, D. Bao, and A. R. Beig, ''Comparative analysis of extended SC-qSBI with EB-QZSI and EB/ASN-QZSI,'' *IEEE Access*, vol. 9, pp. 61539–61547, 2021.
- <span id="page-13-4"></span>[\[5\] C](#page-0-4). Qin, X. Xing, and Y. Jiang, "Topology and space vector modulation method for the reduced switch count quasi-Z-source three-level inverter,'' *IEEE Trans. Ind. Electron.*, vol. 70, no. 5, pp. 4332–4344, May 2023.
- <span id="page-13-5"></span>[\[6\] N](#page-0-5). Noroozi and M. R. Zolghadri, ''Three-phase quasi-Z-source inverter with constant common-mode voltage for photovoltaic application,'' *IEEE Trans. Ind. Electron.*, vol. 65, no. 6, pp. 4790–4798, Jun. 2018.
- <span id="page-13-6"></span>[\[7\] M](#page-0-6).-K. Nguyen, Y.-C. Lim, and S.-J. Park, "A comparison between singlephase quasi-*Z*-source and quasi-switched boost inverters,'' *IEEE Trans. Ind. Electron.*, vol. 62, no. 10, pp. 6336–6344, Oct. 2015.
- <span id="page-13-7"></span>[\[8\] Y](#page-1-0). Ye, S. Xu, S. Chen, X. Wang, and L. Cao, ''High-gain quasi-switched boost inverter with single inductor and continuous input current,'' *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 10106–10111, Sep. 2022.
- <span id="page-13-8"></span>[\[9\] M](#page-1-1). Reza, A. Kumar, Y. Wang, M. Raghuram, N. K. Pilli, S. K. Singh, X. Pan, and X. Xiong, ''High gain quasi-switched boost inverter with optimal performance parameters,'' *IEEE Trans. Transport. Electrific.*, vol. 6, no. 2, pp. 554–567, Jun. 2020.
- <span id="page-13-9"></span>[\[10\]](#page-1-2) D.-T. Do and M.-K. Nguyen, "Three-level quasi-switched boost T-type inverter: Analysis, PWM control, and verification,'' *IEEE Trans. Ind. Electron.*, vol. 65, no. 10, pp. 8320–8329, Oct. 2018.
- <span id="page-13-10"></span>[\[11\]](#page-1-3) V.-T. Tran, M.-K. Nguyen, D.-T. Do, and D. Vinnikov, "An SVM scheme for three-level quasi-switched boost T-type inverter with enhanced voltage gain and capacitor voltage balance,'' *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11499–11508, Oct. 2021.
- <span id="page-13-11"></span>[\[12\]](#page-1-4) B. Long, T. Cao, D. Sheng, J. Rodriguez, J. M. Guerrero, and K. T. Chong, ''Sequential model predictive fault-tolerance control for T-type three-level grid-connected converters with LCL filters,'' *IEEE Trans. Ind. Electron.*, vol. 69, no. 9, pp. 9039–9051, Sep. 2022.
- <span id="page-13-12"></span>[\[13\]](#page-1-5) M. Yaghoubi, J. S. Moghani, N. Noroozi, and M. R. Zolghadri, "IGBT open-circuit fault diagnosis in a quasi-Z-source inverter,'' *IEEE Trans. Ind. Electron.*, vol. 66, no. 4, pp. 2847–2856, Apr. 2019.
- <span id="page-13-13"></span>[\[14\]](#page-1-6) N. Noroozi, M. Yaghoubi, and M. R. Zolghadri, "A short-circuit fault diagnosis method for three-phase quasi-Z-source inverters,'' *IEEE Trans. Ind. Electron.*, vol. 68, no. 1, pp. 672–682, Jan. 2021.
- <span id="page-13-14"></span>[\[15\]](#page-1-7) V. F. Pires, A. Cordeiro, D. Foito, and J. F. Martins, "Quasi-Z-source inverter with a T-type converter in normal and failure mode,'' *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7462–7470, Nov. 2016.
- <span id="page-13-15"></span>[\[16\]](#page-1-8) M. Sahoo and S. Keerthipati, "Fault tolerant three-level boost inverter with reduced source and LC count," *IET Power Electron.*, vol. 11, no. 2, pp. 399–405, Feb. 2018.
- <span id="page-13-16"></span>[\[17\]](#page-1-9) D.-T. Do, M.-K. Nguyen, T.-H. Quach, V.-T. Tran, F. Blaabjerg, and D. M. Vilathgamuwa, ''A PWM scheme for a fault-tolerant three-level quasi-switched boost T-type inverter,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 3029–3040, Sep. 2020.
- <span id="page-13-17"></span>[\[18\]](#page-1-10) M.-K. Nguyen, V.-T. Tran, and D.-T. Do, "Open-circuit fault-tolerant method for three-level quasi-switched boost T-type inverter,'' in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Oct. 2022, pp. 1–5.
- <span id="page-13-18"></span>[\[19\]](#page-1-11) B. Wang, Z. Li, M. Dong, Z. Bai, P. T. Krein, and H. Ma, ''Recovering partial three-level operation in a T-type inverter with fault management redundant unit,'' *IEEE Trans. Power Electron.*, vol. 35, no. 9, pp. 8944–8955, Sep. 2020.
- <span id="page-13-19"></span>[\[20\]](#page-1-12) R. Katebi, J. He, and N. Weise, "Investigation of fault-tolerant capabilities in an advanced three-level active T-type converter,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 1, pp. 446–457, Mar. 2019.
- <span id="page-13-20"></span>[\[21\]](#page-1-13) T.-L. Lee, B.-F. Li, M.-Y. Yang, and Y.-T. Tsai, ''A carrier-based PWM for three-level T-type inverter to tolerate open-circuit fault,'' *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8787–8796, Oct. 2018.
- <span id="page-13-21"></span>[\[22\]](#page-1-14) J. Chen, A. Chen, X. Xing, and C. Zhang, "Fault-tolerant control strategy for T-type three-level inverter with neutral-point voltage balancing,'' in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2017, pp. 3420–3425.



DUC-TRI DO (Member, IEEE) was born in Vietnam, in 1973. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from the Ho Chi Minh City University of Technology and Education, Ho Chi Minh City, Vietnam, in 1999, 2012, and 2021, respectively. He is currently a Lecturer with the Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology and Education. His current research interest includes power converters for renewable energy systems.

KHAI M. NGUYEN, photograph and biography not available at the time of publication.



VINH-THANH TRAN was born in Vietnam, in 1995. He received the B.S. and M.S. degrees in electronic engineering from the Ho Chi Minh City University of Technology and Education, Vietnam, in 2018 and 2020, respectively, where he is currently pursuing the Ph.D. degree in electronic engineering. His current research interests include impedance source inverters and control of multilevel inverters.