

RESEARCH ARTICLE

Small Signal Modeling and Performance Analysis of Conventional- and Dual-UPQC

SHUQI SHI¹, DASHUANG LIU², AND JIAN HAN^{1,3}¹Hunan Provincial Key Laboratory of Grids Operation and Control on Multi-Power Sources Area, Shaoyang University, Shaoyang 422000, China²Xiaolangdi Multipurpose Dam Project Management Center, Ministry of Water Resources, Zhengzhou 450000, China³School of Electrical and Automation Engineering, East China Jiaotong University, Nanchang 330013, China

Corresponding author: Jian Han (hanj947@163.com)

This work was supported in part by the Natural Science Foundation of Hunan Province under Grant 2022JJ50202, in part by the Hunan Provincial Department of Education Youth Fund Project of China under Grant 23B0705, and in part by the Natural Science Foundation of Jiangxi Province under Grant 20232BAB214061.

ABSTRACT Both the conventional and dual compensation strategies are widely adopted in a unified power quality conditioner (UPQC). However, the differences between them are lack of in-depth analysis. This article establishes the small signal models in dq-axis of conventional- and dual-UPQC (C- and D-UPQC) with consideration of the effects of the phase-locked-loop (PLL) and grid impedance, which lays the foundation for static and dynamic performance analysis. In addition, the performance of them is analyzed and compared under different conditions. It is found that: the D-UPQC has a better dynamic performance when the grid voltage or load suffers sudden variation; the harmonic rejection capabilities of the C- and D-UPQC are different; the grid impedance has an obvious influence on the load voltage quality in the C-UPQC. The findings will provide the guideline for the selection of compensation strategies in specific applications. Finally, experimental results verify the correctness of the comparative performance analysis.

INDEX TERMS Unified power quality conditioner (UPQC), compensation strategies, small signal modeling, control performance analysis.

I. INTRODUCTION

The mitigation of the power quality (PQ) issues has been always one of the focuses and becomes more and more significant due to the development of the distribution networks [1], [2]. Generally, the voltage-related PQ issues mainly include voltage sag, swell, unbalance, and harmonics, which are mainly caused by the power system faults and switching of high-power load [3]. Besides, the current-related PQ issues [4] include current unbalance, harmonics and so on, which are caused by nonlinear loads and grid connection of renewable energy system (RES). To improve the operation efficiency, the load should be prevented from suffering the voltage-related PQ issues and the power grid should be avoided suffering the current-related PQ issues.

To alleviate the PQ issues, lots of compensation devices have been developed. Based on the topologies, these compensation devices could be divided into three categories:

The associate editor coordinating the review of this manuscript and approving it for publication was Diego Bellan¹.

the series compensation devices, the shunt ones, and the hybrid ones. As a representative of the series compensation devices, the dynamic voltage restorer (DVR) can mitigate all the voltage-related PQ issues [5], [6]. On the other hand, the static synchronous compensator (STATCOM) is an outstanding shunt compensation device and can suppress all the current-related PQ issues [7], [8]. Among the hybrid ones, the unified power quality conditioner (UPQC) is a promising device to mitigate all the voltage- and current-related PQ issues [9], [10], [11], [12], [13].

From the perspective of compensation strategies, the conventional and dual compensation strategies are the research focuses of the UPQC. In the conventional-UPQC (C-UPQC) [14], [15], [16], the series converter functions as a voltage source to remain the load voltage balanced and sinusoidal; while the shunt converter operates as a current source to maintain the grid current balanced, sinusoidal and in-phase with the voltage at the point of common coupling (PCC). On the contrary, in the dual-UPQC (D-UPQC) [17], [18], [19], [20], the series converter works as a current source to




FIGURE 1. Configuration of three-phase UPQC-QAB.

control the grid current and the shunt converter operates as a voltage source to control the load voltage. Theoretically, both the C- and D-UPQC can realize the error-free tracking of the desired load voltage and grid current.

However, due to the different characteristics of the C- and D-UPQC, the topologies, models and control performance will be also different. In [21], the overall performance evaluation of the C- and D-UPQC based on proportional resonant (PR) control [22] are presented. However, many important factors are neglected in the comparative performance analysis [21]. For example, 1) all the closed-loop systems neglect the effects of the phase-locked-loop (PLL); 2) the influence of control and circuit parameters on control performance is neglected; 3) the influence of the grid impedance is also neglected.

To evaluate the performance of the C- and D-UPQC more realistically and deeply, the dq-axis small signal models based on proportional integral (PI) control are established. In synchronous rotation frame (SRF), the PLL is used to track the phase angle of the PCC voltage and helps realize the transformation from the three-phase AC signals to the DC signals in dq frame [23], [24]. Thus, the dynamics of the PLL should not be neglected because of its effect on the frequency-domain characteristic [25]. Further, based on the small signal models with consideration of the effects of the PLL and grid impedance, the static and dynamic performance of the C- and D-UPQC are discussed and compared detailly.

In summary, the main contributions of this study include:

- 1) This article establishes the dq-axis small signal models of the C- and D-UPQC with consideration of the effects of the PLL and grid impedance, which lays the foundation for static and dynamic performance analysis.
- 2) The static/dynamic performance analysis of the C- and D-UPQC is compared and evaluated. It is concluded that:

- (a) The D-UPQC has a better dynamic performance when the grid voltage or load suffers sudden variation;
- (b) Grid voltage harmonics have an obvious influence on load voltage quality in the C-UPQC;
- (c) Load current harmonics mainly distort the grid current in the C-UPQC and load voltage in the D-UPQC;
- (d) Grid impedance mainly has an influence on the load voltage quality in the C-UPQC.

The rest of contents are organized as follows. Section II and III introduce the topologies and average models of the UPQC. In Section IV, the dq-axis small signal models of the UPQC are deduced. In Section V, the comparative performance analysis of the C- and D-UPQC is presented. In Section VI, experimental results are presented and discussed. Section VII presents the conclusions.

II. TOPOLOGIES OF THREE-PHASE C- AND D-UPQC

The circuit configuration of a quadruple-active-bridge based UPQC (UPQC-QAB) [26] is presented in Fig. 1. It is mainly formed of series converters made up of three single-phase (TSP) H-bridges, a three-phase shunt converter and a QAB [27] with four DC ports. One DC port (port d) of the QAB is connected with the shunt converter, while the other three ones (port a, b and c) are connected with the series converters.

Besides, in the C-UPQC, the series converter is controlled as a voltage source, the LC filter is adopted to suppress the high-frequency voltage harmonics at series side; accordingly, the shunt converter is controlled as a current source, therefore, the L filter is used to mitigate the high frequency current harmonics at shunt side. On the contrary, in the D-UPQC, the grid current is directly controlled by controlling the series converter as a current source. Therefore, the L filter is adopted at series side; the shunt converter is controlled as a voltage source to directly control the load voltage, so the LC filter is

adopted at shunt side. These are the main differences between the topologies of the C- and D-UPQC.

III. AVERAGE MODELS OF C- AND D-UPQC

For convenience, the parameters of the LC and L filters in the C- and D-UPQC are kept the same. Namely

$$\begin{cases} L_{Csr} = L_{Dsh} = L_V \\ C_{Csr} = C_{Dsh} = C_V \\ L_{Csh} = L_{Dsr} = L_I \end{cases} \quad (1)$$

where $m \in \{a, b, c\}$. The subscripts ‘‘C’’ and ‘‘D’’ represent the variables in the C- and D-UPQC, respectively. The subscripts ‘‘sr’’ and ‘‘sh’’ are the related variables of the series and shunt converters. L_V and C_V are the filter inductance and capacitance of LC filter. L_I is the filter inductance of L filter.

Besides, considering the dynamic of the DC-link voltage is much slower than that of the grid current [25], the dynamic of the DC-link voltage is neglected in this study.

A. AVERAGE MODEL OF THREE-PHASE C-UPQC

From Fig. 1, the average model of the series converter for the C-UPQC (without line frequency transformers) is expressed as

$$\begin{cases} C_V dv_{sr} / dt = i_{Csr} - i_{Sm} \\ L_V di_{Csr} / dt = -v_{sr} + v_{Cim} \end{cases} \quad (2)$$

where v_{sr} is the series injected voltage, i_{Sm} is the grid current. i_{Csr} is the inductor current of the series filter. v_{Cim} is the output voltage of series converter.

According to the Kirchhoff’s law, the grid current in the C-UPQC can be written as

$$i_{Sm} = i_{Lm} - i_{Csh} \quad (3)$$

where i_{Lm} is the load current, i_{Csh} is the injected current.

The average model of the shunt converter is written as (4)

$$L_I di_{Csh} / dt = v_{Com} - v_{Lm} \quad (4)$$

where v_{Lm} is the load voltage, v_{Com} is the output voltage of the shunt converter.

Besides, the relationship between the load and PCC voltage (v_{Sm}) is expressed as,

$$v_{Lm} = v_{Sm} + v_{sr} \quad (5)$$

Combing (2)-(5) and applying the abc/dq coordinate transformation, the dq -axis state-space representation of the C-UPQC is given by

$$\dot{x}_C = Ax_C + Bu_C + W_C \quad (6)$$

with

$$A = \begin{bmatrix} 0 & \omega & \frac{1}{C_V} & 0 & \frac{1}{C_V} & 0 \\ -\omega & 0 & 0 & \frac{1}{C_V} & 0 & \frac{1}{C_V} \\ -\frac{1}{L_V} & 0 & 0 & \omega & 0 & 0 \\ 0 & -\frac{1}{L_V} & -\omega & 0 & 0 & 0 \\ -\frac{1}{L_I} & 0 & 0 & 0 & 0 & \omega \\ 0 & -\frac{1}{L_I} & 0 & 0 & -\omega & 0 \end{bmatrix},$$

$$B = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \frac{1}{L_V} & 0 & 0 & 0 \\ 0 & \frac{1}{L_V} & 0 & 0 \\ 0 & 0 & \frac{1}{L_I} & 0 \\ 0 & 0 & 0 & \frac{1}{L_I} \end{bmatrix},$$

$$W_C = - \begin{bmatrix} 0 & 0 & \frac{1}{C_V} & 0 \\ 0 & 0 & 0 & \frac{1}{C_V} \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \frac{1}{L_I} & 0 & 0 & 0 \\ 0 & \frac{1}{L_I} & 0 & 0 \end{bmatrix} \begin{bmatrix} v_{Sd} \\ v_{Sq} \\ i_{Ld} \\ i_{Lq} \end{bmatrix},$$

$$x_C = [v_{srd} \quad v_{srq} \quad i_{Csr} \quad i_{Csrq} \quad i_{Cshd} \quad i_{Csrq}]^T,$$

$$u_C = [v_{Cid} \quad v_{Ciq} \quad v_{Cod} \quad v_{Coq}]^T.$$

where the subscript ‘‘dq’’ are the d - and q -axis components of related variables. ω is the grid angular frequency.

B. AVERAGE MODEL OF THREE-PHASE D-UPQC

Based on Fig. 1, the average model of the series converter for the D-UPQC is expressed as,

$$L_I di_{Sm} / dt = v_{Dim} - v_{Lm} + v_{Sm} \quad (7)$$

where v_{Dim} is the output voltage of the series converter.

The average model of the shunt converter for the D-UPQC is expressed as,

$$\begin{cases} C_V dv_{Lm} / dt = -i_{Lm} + i_{Sm} + i_{Dsh} \\ L_V di_{Dsh} / dt = v_{Dom} - v_{Lm} \end{cases} \quad (8)$$

where i_{Dsh} is the inductor current of the shunt filter in the D-UPQC. v_{Dom} represents the output voltage of shunt converter.

Applying the Park transformation, (7)-(8) is written as

$$\dot{x}_D = Ax_D + Bu_D + W_D \quad (9)$$

with

$$W_D = \begin{bmatrix} 0 & 0 & -\frac{1}{C_V} & 0 \\ 0 & 0 & 0 & -\frac{1}{C_V} \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \frac{1}{L_I} & 0 & 0 & 0 \\ 0 & \frac{1}{L_I} & 0 & 0 \end{bmatrix} \begin{bmatrix} v_{Sd} \\ v_{Sq} \\ i_{Ld} \\ i_{Lq} \end{bmatrix},$$

$$x_D = [v_{Ld} \quad v_{Lq} \quad i_{Dshd} \quad i_{Dshq} \quad i_{Sd} \quad i_{Sq}]^T,$$

$$u_D = [v_{Dod} \quad v_{Doq} \quad v_{Did} \quad v_{Diq}]^T.$$

where matrixes A and B in (9) are the same with those in (6). Referring to (6), in the C-UPQC, if the controllers directly control the load voltage and grid current, the control quantities will contain dv_{Sm}/dt and di_{Lm}/dt . These features will affect the dynamic performance of the C-UPQC. Relatively, referring to the D-UPQC model (9), it is convenient to control the load voltage and grid current directly [21].




FIGURE 2. The system and control frames.




FIGURE 3. The control block diagram of the SRF-PLL.

IV. SMALL SIGNAL MODELING OF UPQC

To analyze the static and dynamic performance of the UPQC, the dq -axis small signal models are established in this section. To facilitate comparative analysis, both the series converter of the C-UPQC and shunt converter of the D-UPQC adopt the dual closed loop control scheme, where the PI control is used in the outer load voltage loop and the proportional (P) control is applied in the inner inductor current loop. Accordingly, both the shunt converter of the C-UPQC and series converter of the D-UPQC also utilize the dual closed loop control scheme, where both the outer DC-link voltage loop and inner grid current loop use the PI control scheme.

A. SMALL SIGNAL MODELING OF PLL

Based on the PI control schemes, both the series and shunt controllers of the UPQC need to track the phase angle of the PCC voltage to control the output voltages of the series and shunt converters. However, when the PCC voltage is disturbed, the input phase angle of the controller is affected through the PLL, and then the state variables (such as voltage, current) in the controller coordinate will be affected [25].

Fig. 2 show the UPQC system ($d^s q^s$) and control ($d^c q^c$) frames. The superscripts “s” and “c” are the variables in the system and control coordinates. The sign “ Δ ” represents disturbance signal. As shown, the system frame is defined by the actual PCC voltage and rotates according to the actual PCC synchronous angular speed; while the control frame is defined by the PLL, and the rotation speed is affected by the output of the PLL. In the steady-state, the PLL can realize the error-free tracking of the PCC voltage, where the system and control frames coincide; when the PCC voltage is disturbed,

there will be a phase difference $\Delta\theta$ between the system and control frames. From Fig. 2, the following relationship could be obtained

$$\mathbf{n}_{dq}^c = \begin{bmatrix} \cos(\Delta\theta) & \sin(\Delta\theta) \\ -\sin(\Delta\theta) & \cos(\Delta\theta) \end{bmatrix} \mathbf{n}_{dq}^s \quad (10)$$

where n represents the related variable (voltage or current) and $\mathbf{n}_{dq} = [n_d \ n_q]^T$.

Fig. 3 represents the SRF-PLL structure. When the PCC voltage is slightly disturbed, the PLL output is expressed as

$$\Delta\theta = \frac{G_{PI}(s)}{s + G_{PI}(s) V_S} \Delta v_{Sq}^s \quad (11)$$

where V_S is the amplitude of the PCC voltage and $G_{PI}(s)$ is expressed as

$$G_{PI}(s) = k_{Ppll} + k_{Ipll}/s \quad (12)$$

where k_{Ppll} and k_{Ipll} are the proportional and integral gains of the PI controller. Since the controller tracks the phase angle of the PCC voltage, then the following relationship is achieved

$$\begin{bmatrix} V_{Sd}^s \\ V_{Sq}^s \end{bmatrix} = \begin{bmatrix} V_S \\ 0 \end{bmatrix} \quad (13)$$

After perturbation of (10), the following relationship is achieved

$$\Delta \mathbf{n}_{dq}^c = \Delta \mathbf{n}_{dq}^s + \begin{bmatrix} 0 & \frac{G_{PI}(s) N_q^s}{s + G_{PI}(s) V_S} \\ 0 & -\frac{G_{PI}(s) N_d^s}{s + G_{PI}(s) V_S} \end{bmatrix} \cdot \Delta v_{Sq}^s \quad (14)$$

where N represents the steady-state value of the variable n .

B. SMALL SIGNAL MODELING OF UPQC CIRCUIT

1) SMALL SIGNAL MODELING OF THE C-UPQC CIRCUIT

Fig. 4 shows the dq -axis small signal model of the C-UPQC circuit. Based on the average model (6), the dynamic of the series converter circuit in frequency domain is expressed as

$$\Delta \mathbf{v}_{Cidq}^s - \Delta \mathbf{v}_{srdq}^s = \mathbf{Z}_{LV}(s) \cdot \Delta \mathbf{i}_{Csrdq}^s \quad (15)$$

$$\Delta \mathbf{i}_{Sdq}^s - \Delta \mathbf{i}_{Csrdq}^s = \mathbf{Z}_{CV}(s) \cdot \Delta \mathbf{v}_{srdq}^s \quad (16)$$

where

$$\mathbf{Z}_{LV}(s) = \begin{bmatrix} sL_V & -\omega L_V \\ \omega L_V & sL_V \end{bmatrix}, \mathbf{Z}_{CV}(s) = \begin{bmatrix} sC_V & -\omega C_V \\ \omega C_V & sC_V \end{bmatrix}.$$

Accordingly, the dynamic of the shunt converter circuit for the C-UPQC is given by

$$\Delta \mathbf{v}_{Codq}^s - \Delta \mathbf{v}_{Ldq}^s = \mathbf{Z}_{LI}(s) \cdot (\Delta \mathbf{i}_{Ldq}^s - \Delta \mathbf{i}_{Sdq}^s) \quad (17)$$

where

$$\mathbf{Z}_{LI}(s) = \begin{bmatrix} sL_I & -\omega L_I \\ \omega L_I & sL_I \end{bmatrix}.$$




FIGURE 4. The dq-axis small signal model of the C-UPQC circuit.




FIGURE 5. The dq-axis small signal model of the D-UPQC circuit.

2) SMALL SIGNAL MODELING OF THE D-UPQC CIRCUIT

The small signal model of the D-UPQC circuit is shown in Fig. 5. As seen, the dynamic of the series converter circuit in frequency domain can be written as

$$\Delta v_{Didq}^s - \Delta v_{srdq}^s = \mathbf{Z}_{LI}(s) \cdot \Delta i_{Sdq}^s \quad (18)$$

The dynamic of the shunt converter circuit for the D-UPQC in frequency domain is expressed as

$$\Delta i_{Sdq}^s + \Delta i_{Dshdq}^s - \Delta i_{Ldq}^s = \mathbf{Z}_{CV}(s) \cdot \Delta v_{Ldq}^s \quad (19)$$

$$\Delta v_{Dodq}^s - \Delta v_{Ldq}^s = \mathbf{Z}_{LV}(s) \cdot \Delta i_{Dshdq}^s \quad (20)$$

Besides, due to the existence of the grid impedance, the relationship between the grid and PCC voltage is expressed as

$$\Delta v_{Gdq}^s - \Delta v_{Sdq}^s = \mathbf{Z}_g(s) \cdot \Delta i_{Sdq}^s \quad (21)$$

with

$$\mathbf{Z}_g(s) = \begin{bmatrix} Z_{gdd} & Z_{gdq} \\ Z_{gqd} & Z_{gqq} \end{bmatrix} = \begin{bmatrix} sL_g & -\omega L_g \\ \omega L_g & sL_g \end{bmatrix},$$

where L_g is the grid inductance.

C. SMALL SIGNAL MODELING OF UPQC

1) SMALL SIGNAL MODELING OF THE C-UPQC

Fig. 6(a) shows the dual closed-loop control block diagram of the series converter for the C-UPQC. From Fig. 6(a), the output of the outer voltage loop PI controller is given by

$$\Delta i_{Csrdaq}^c = G_{Cv}(s) \cdot \mathbf{I} \cdot (\Delta v_{Ldq}^c - \Delta v_{Ldq}^c) \quad (22)$$

$$G_{Cv}(s) = k_{Cvvp} + k_{Cvvi}/s \quad (23)$$

where $G_{Cv}(s)$ is the transfer function (TF) of the outer loop PI controller. k_{Cvvp} and k_{Cvvi} are the gains, respectively. \mathbf{I} is the 2×2 identity matrix. In (22), the reference value Δv_{Ldq}^c is given directly, the input Δv_{Ldq}^c is derived from (14), namely

$$\Delta v_{Ldq}^c = \Delta v_{Ldq}^s + \mathbf{F}_{CL}(s) \cdot \Delta v_{Sdq}^s \quad (24)$$

where

$$\mathbf{F}_{CL}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s)V_{Lq}^s}{s+G_{PI}(s)V_S^s} \\ 0 & -\frac{G_{PI}(s)V_{Ld}^s}{s+G_{PI}(s)V_S^s} \end{bmatrix}.$$

In this study, the UPQC-P [9] scheme is used. Thus, after compensation, the load voltage should be in-phase with the PCC voltage ($V_s Ld = V_{S0}$ and $V_s Lq = 0V$).

From Fig. 6(a), the output of the inner current loop PI controller of the series converter is expressed as

$$\Delta v_{Cidqr}^c = G_{Cvi}(s) \cdot \mathbf{I} \cdot (\Delta i_{Csrdaq}^c - \Delta i_{Csrdaq}^c) \quad (25)$$

$$G_{Cvi}(s) = k_{Cvip} \quad (26)$$

where k_{Cvip} is the gain of the P controller. The inductor current reference Δi_{Csrdaq}^c is achieved from (22), and the input Δi_{Csrdaq}^c is obtained by applying the transformation (14)

$$\Delta i_{Csrdaq}^c = \Delta i_{Csrdaq}^s + \mathbf{F}_{Cr}(s) \cdot \Delta v_{Sdq}^s \quad (27)$$

where

$$\mathbf{F}_{Cr}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s)I_{Csrg}^s}{s+G_{PI}(s)V_S^s} \\ 0 & -\frac{G_{PI}(s)I_{Csrd}^s}{s+G_{PI}(s)V_S^s} \end{bmatrix}, \begin{bmatrix} I_{Csrd}^s \\ I_{Csrg}^s \end{bmatrix} = \begin{bmatrix} V_{S0}I_{Ld}^s/V_S \\ \omega C_V(V_{S0} - V_S) \end{bmatrix}.$$

Considering the effects of the PLL and control delay $G_d(s)$, the relationship between Δv_{Cidqr}^c and Δv_{Cidq}^s is expressed as

$$\Delta v_{Cidqr}^s = \Delta v_{Cidqr}^c - \mathbf{F}_{Ci}(s) \cdot \Delta v_{Sdq}^s \quad (28)$$

$$\Delta v_{Cidq}^s = K_{PWM} G_d(s) \cdot \mathbf{I} \cdot \Delta v_{Cidqr}^s \quad (29)$$

with

$$\mathbf{F}_{Ci}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s)V_{Ciq}^s}{s+G_{PI}(s)V_S^s} \\ 0 & -\frac{G_{PI}(s)V_{Cid}^s}{s+G_{PI}(s)V_S^s} \end{bmatrix}, G_d(s) = \frac{(1 - e^{-sT_s}) e^{-sT_s}}{sT_s},$$




FIGURE 6. The dq-axis small signal model of the C-UPQC.

where T_s is the sampling period. K_{PWM} is the PWM gain. Combing (6) and (13), the expression of the steady-state output voltage for the series converter is

$$\begin{bmatrix} V_{Cid}^s \\ V_{Ciq}^s \end{bmatrix} = \begin{bmatrix} (1 - \omega^2 L_V C_V) (V_{S0} - V_S) / K_{PWM} \\ \omega L_V V_{S0} I_{Ld}^s / K_{PWM} V_S \end{bmatrix} \quad (30)$$

Therefore, the expression of the load voltage in the C-UPQC is expressed as

$$\Delta v_{Ldq}^s = G_1(s) \Delta v_{Sdq}^s + G_2(s) \Delta i_{Sdq}^s C G_3(s) \Delta v_{Ldq}^c \quad (31)$$

where, as shown in the equation at the bottom of the next page.

The grid current-loop control block diagram of the shunt converter for the C-UPQC is shown in Fig. 6(b). The output of the grid current loop PI controller is given by

$$\Delta v_{Codqr}^c = -G_{Ci}(s) \cdot \mathbf{I} \cdot (\Delta i_{Sdqr}^c - \Delta i_{Sdq}^c) \quad (32)$$

$$G_{Ci}(s) = k_{Cip} + k_{Cii} / s \quad (33)$$

where k_{Cip} and k_{Cii} are the gains of grid current PI controller.

In (32), the d -axis grid current reference value $\Delta i_{c Sdr}$ is given by the DC voltage loop directly and regarded as a constant value. The q -axis current reference value $\Delta i_{c Sqr}$ is given as 0A.

The input Δi_{Sdq}^c is derived by using the transformation (14)

$$\Delta i_{Sdq}^c = \Delta i_{Sdq}^s + F_{Cs}(s) \cdot \Delta v_{Sdq}^s \quad (34)$$

where

$$F_{Cs}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s)I_{Sd}^s}{s + G_{PI}(s)V_S} \\ 0 & -\frac{G_{PI}(s)I_{Sd}^s}{s + G_{PI}(s)V_S} \end{bmatrix}, \begin{bmatrix} I_{Sd}^s \\ I_{Sd}^s \end{bmatrix} = \begin{bmatrix} \frac{V_{S0}^s I_{Ld}^s + V_{Lq}^s I_{Lq}^s}{V_S} \\ 0 \end{bmatrix}.$$

From Fig. 6(b), the relationship between Δv_{Codqr}^c and Δv_{Codqr}^s is described as

$$\Delta v_{Codqr}^s = \Delta v_{Codqr}^c - F_{Co}(s) \cdot \Delta v_{Sdq}^s \quad (35)$$

$$\Delta v_{Codqr}^s = K_{PWM} \cdot G_d(s) \cdot \mathbf{I} \cdot \Delta v_{Codqr}^s \quad (36)$$

where

$$F_{Co}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s)V_{Coq}^s}{s + G_{PI}(s)V_S} \\ 0 & -\frac{G_{PI}(s)V_{Cod}^s}{s + G_{PI}(s)V_S} \end{bmatrix}, \begin{bmatrix} V_{Cod}^s \\ V_{Coq}^s \end{bmatrix} = \begin{bmatrix} (V_{S0} - \omega L_I I_{Lq}^s) / K_{PWM} \\ \omega L_I I_{Ld}^s (1 - \frac{V_{S0}}{V_S}) / K_{PWM} \end{bmatrix}.$$

Thus, the expression of the grid current in the C-UPQC is expressed as

$$\Delta i_{Sdq}^s = G_4(s) \Delta v_{Sdq}^s + G_5(s) \Delta v_{Ldq}^s + G_6(s) \Delta i_{Ldq}^s + G_7(s) \Delta i_{Sdqr}^c \quad (37)$$

where

$$G_4(s) = -\frac{K_{PWM} F_{Co}(s) G_d(s) + K_{PWM} F_{Cs}(s) G_{Ci}(s) G_d(s)}{Z_{LI}(s) + K_{PWM} G_{Ci}(s) G_d(s)},$$

$$G_5(s) = \frac{\mathbf{I}}{Z_{LI}(s) + K_{PWM} G_{Ci}(s) G_d(s)},$$

$$G_6(s) = \frac{Z_{LI}(s)}{Z_{LI}(s) + K_{PWM} G_{Ci}(s) G_d(s)},$$

$$G_7(s) = \frac{G_{Ci}(s) G_d(s)}{Z_{LI}(s) + K_{PWM} G_{Ci}(s) G_d(s)}.$$

Combing (21), (31) and (37), the related TFs are written as

$$\begin{cases} G_{LG}(s) = \frac{\Delta v_{Ldq}^s}{\Delta v_{Gdq}^s} = \left[\mathbf{I} - \mathbf{JK}^{-1} G_5(s) \right]^{-1} \\ \quad \left[G_1(s) + \mathbf{JK}^{-1} G_4(s) \right] \\ G_{LL}(s) = \frac{\Delta v_{Ldq}^s}{\Delta i_{Ldq}^s} = \left[\mathbf{I} - \mathbf{JK}^{-1} G_5(s) \right]^{-1} \mathbf{JK}^{-1} G_6(s) \end{cases} \quad (38)$$




FIGURE 7. The dq-axis small signal model of the D-UPQC.

$$\begin{cases} \mathbf{G}_{SG}(s) = \frac{\Delta \mathbf{i}_{Sdq}^s}{\Delta \mathbf{v}_{Gdq}^s} = [\mathbf{K} - \mathbf{G}_5(s) \mathbf{J}]^{-1} \\ \quad [\mathbf{G}_4(s) + \mathbf{G}_5(s) \mathbf{G}_1(s)] \\ \mathbf{G}_{SL}(s) = \frac{\Delta \mathbf{i}_{Ldq}^s}{\Delta \mathbf{i}_{Ldq}^c} = [\mathbf{K} - \mathbf{G}_5(s) \mathbf{J}]^{-1} \mathbf{G}_6(s) \end{cases} \quad (39)$$

where

$$\begin{cases} \mathbf{J} = \mathbf{G}_2(s) - \mathbf{G}_1(s) \mathbf{Z}_g(s) \\ \mathbf{K} = \mathbf{I} + \mathbf{G}_4(s) \mathbf{Z}_g(s) \end{cases}$$

2) SMALL SIGNAL MODELING OF THE D-UPQC

Fig. 7(a) shows the grid current-loop control block diagram of the series converter for the D-UPQC. As seen, the output of the grid current loop PI controller is

$$\Delta v_{Didqr}^c = G_{Di}(s) \cdot \mathbf{I} \cdot (\Delta i_{Sdq}^c - \Delta i_{Sdq}^s) \quad (40)$$

$$G_{Di}(s) = k_{Dip} + k_{Dii}/s \quad (41)$$

where k_{Dip} and k_{Dii} are the gains of the grid current PI controller.

The relationship between Δv_{Didqr}^c and Δv_{Didq}^s is expressed as

$$\Delta v_{Didqr}^s = \Delta v_{Didqr}^c - F_{Di}(s) \cdot v_{Sdq}^s \quad (42)$$

$$\Delta v_{Didq}^s = K_{PWM} \cdot G_d(s) \cdot \mathbf{I} \cdot \Delta v_{Didqr}^s \quad (43)$$

where

$$F_{Di}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s) V_{Ddq}^s}{s + G_{PI}(s) V_S} \\ 0 & -\frac{G_{PI}(s) V_{Did}^s}{s + G_{PI}(s) V_S} \end{bmatrix},$$

$$\begin{bmatrix} V_{Did}^s \\ V_{Ddq}^s \end{bmatrix} = \begin{bmatrix} (V_{S0} - V_S) / K_{PWM} \\ \omega L_I V_{S0} I_{Ld}^s / K_{PWM} V_S \end{bmatrix}.$$

Thus, the expression of the grid current in the D-UPQC is expressed as

$$\Delta i_{Sdq}^s = \varphi_1(s) \Delta v_{Sdq}^s + \varphi_2(s) \Delta v_{Ldq}^s + \varphi_3(s) \Delta i_{Sdq}^c \quad (44)$$

where

$$\varphi_1(s) = \frac{\mathbf{I} + K_{PWM} [F_{Di}(s) - F_{Ds}(s) G_{Di}(s)] G_d(s)}{\mathbf{Z}_{LI}(s) + K_{PWM} G_{Di}(s) G_d(s)},$$

$$\varphi_2(s) = -\frac{\mathbf{I}}{\mathbf{Z}_{LI}(s) + K_{PWM} G_{Di}(s) G_d(s)},$$

$$\varphi_3(s) = \frac{K_{PWM} G_{Di}(s) G_d(s)}{\mathbf{Z}_{LI}(s) + K_{PWM} G_{Di}(s) G_d(s)}.$$

where $F_{Ds}(s) = F_{Cs}(s)$.

The dual closed-loop control block diagram of the shunt converter for the D-UPQC is seen in Fig. 7(b). From Fig. 7(b), the output of the outer voltage loop is

$$\Delta i_{Dshdqr}^c = G_{Dvv}(s) \cdot \mathbf{I} \cdot (\Delta v_{Ldq}^c - \Delta v_{Ldq}^s) \quad (45)$$

$$G_{Dvv}(s) = k_{Dvvp} + k_{Dvvi}/s \quad (46)$$

where $G_{Dvv}(s)$ is the transfer function of the outer voltage loop PI controller, k_{Dvvp} and k_{Dvvi} are the gains.

$$\begin{aligned} \mathbf{G}_1(s) &= \mathbf{I} + \frac{K_{PWM} [F_{Ci}(s) - (F_{CL}(s) G_{Cvv}(s) - G_{Cvv}(s) + F_{Cr}(s)) G_{Cvi}(s)] G_d(s)}{\mathbf{I} + \mathbf{Z}_{CV}(s) \mathbf{Z}_{LV}(s) + K_{PWM} [G_{Cvv}(s) G_{Cvi}(s) + G_{Cvi}(s) \mathbf{Z}_{CV}(s)] G_d(s)}, \\ \mathbf{G}_2(s) &= -\frac{K_{PWM} G_{Cvi}(s) G_d(s) + \mathbf{Z}_{LV}(s)}{\mathbf{I} + \mathbf{Z}_{CV}(s) \mathbf{Z}_{LV}(s) + K_{PWM} [G_{Cvv}(s) G_{Cvi}(s) + G_{Cvi}(s) \mathbf{Z}_{CV}(s)] G_d(s)}, \\ \mathbf{G}_3(s) &= \frac{K_{PWM} G_{Cvv}(s) G_{Cvi}(s) G_d(s)}{\mathbf{I} + \mathbf{Z}_{CV}(s) \mathbf{Z}_{LV}(s) + K_{PWM} [G_{Cvv}(s) G_{Cvi}(s) + G_{Cvi}(s) \mathbf{Z}_{CV}(s)] G_d(s)}. \end{aligned}$$

TABLE 1. Main circuit parameters for the UPQC-QAB.

Symbol	Description	Value
v_{Gm}	Grid voltage (line-to-line)	380V
ω	Grid angular frequency	314rad/s
L_V	Filter inductance of the LC filter	6mH
C_V	Filter capacitance of the LC filter	80 μ F
L_l	Filter inductance of the L filter	4mH
v_m	Port voltage of series DC-link	400V
v_d	Port voltage of shunt DC-link	800V
C_m	Capacitance of DC port m	1e3 μ F
C_d	Capacitance of DC port d	4e3 μ F

From Fig. 7(b), the output of the inner current loop P controller is

$$\Delta v_{Dodqr}^c = G_{Dvi}(s) \cdot \mathbf{I} \cdot (\Delta i_{Dshdqr}^c - \Delta i_{Dshdq}^c) \quad (47)$$

$$G_{Dvi}(s) = k_{Dvip} \quad (48)$$

where k_{Dvip} is the gain of the P controller.

Based on (14), the relationship between the variable Δi_{Dshdq}^s and Δi_{Dshdq}^c is expressed as

$$\Delta i_{Dshdq}^c = \Delta i_{Dshdq}^s + F_{Dh}(s) \cdot \Delta v_{Sdq}^s \quad (49)$$

where

$$F_{Dh}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s)I_{Dshq}^s}{s+G_{PI}(s)V_S} \\ 0 & -\frac{G_{PI}(s)I_{Dshd}^s}{s+G_{PI}(s)V_S} \end{bmatrix},$$

$$\begin{bmatrix} I_{Dshd}^s \\ I_{Dshq}^s \end{bmatrix} = \begin{bmatrix} I_{Ld}^s (1 - V_{S0}/V_S) \\ I_{Lq}^s + \omega C_V V_{S0} \end{bmatrix}.$$

Then, the relationship between the control output and the system input for the shunt converter is described as

$$\Delta v_{Dodqr}^s = \Delta v_{Dodqr}^c - F_{Di}(s) \cdot \Delta v_{Sdq}^s \quad (50)$$

$$\Delta v_{Dodq}^s = K_{PWM} \cdot G_d(s) \cdot \mathbf{I} \cdot \Delta v_{Dodqr}^s \quad (51)$$

where

$$F_{Do}(s) = \begin{bmatrix} 0 & \frac{G_{PI}(s)V_{Doq}^s}{s+G_{PI}(s)V_S} \\ 0 & -\frac{G_{PI}(s)V_{Dod}^s}{s+G_{PI}(s)V_S} \end{bmatrix},$$

$$\begin{bmatrix} V_{Dod}^s \\ V_{Doq}^s \end{bmatrix} = \begin{bmatrix} [V_{S0} - \omega L_V (I_{Lq}^s + \omega C_V V_{S0})] / K_{PWM} \\ \omega L_V I_{Ld}^s (1 - V_{S0}/V_S) / K_{PWM} \end{bmatrix}.$$

From Fig. 7(b), the expression of the load voltage in the D-UPQC is expressed as

$$\Delta v_{Ldq}^s = \varphi_4(s) \Delta v_{Sdq}^s + \varphi_5(s) \Delta v_{Ldqr}^c + \varphi_6(s) \Delta i_{Ldq}^s + \varphi_7(s) \Delta i_{Sdq}^s \quad (52)$$

with, as shown in the equation at the bottom of the next page, where $F_{DL}(s) = F_{CL}(s)$.

TABLE 2. Control parameters for the UPQC-QAB.

Symbol	Description	Value
k_{Ppll}	Proportional gain of PLL	3
k_{Ipll}	Integral gain of PLL	1.4e3
k_{Cvvp}/k_{Dvvp}	Proportional gains of load voltage controller	1
k_{Cvvi}/k_{Dvvi}	Integral gains of load voltage controller	800
k_{Cvip}/k_{Dvip}	Proportional gains of P controller	1
k_{Ccip}/k_{Dcip}	Proportional gains of grid current controller	2
k_{Cii}/k_{Dii}	Integral gains of grid current controller	1e3




FIGURE 8. Frequency response of the TFs in the C- and D-UPQC.

Combing (21), (44) and (52), the related TFs are written as

$$\begin{cases} \varphi_{LG}(s) = \frac{\Delta v_{Ldq}^s}{\Delta v_{Gdq}^s} = [\mathbf{I} - \mathbf{LM}^{-1}\varphi_2(s)]^{-1} \\ \quad [\varphi_4(s) + \mathbf{LM}^{-1}\varphi_1(s)] \\ \varphi_{LL}(s) = \frac{\Delta v_{Ldq}^s}{\Delta i_{Ldq}^s} = [\mathbf{I} - \mathbf{LM}^{-1}\varphi_2(s)]^{-1} \cdot \varphi_6(s) \end{cases} \quad (53)$$

$$\begin{cases} \varphi_{SG}(s) = \frac{\Delta i_{Sdq}^s}{\Delta v_{Gdq}^s} = [\mathbf{M} - \varphi_2(s)\mathbf{L}]^{-1} \\ \quad [\varphi_1(s) + \varphi_2(s)\varphi_4(s)] \\ \varphi_{SL}(s) = \frac{\Delta i_{Sdq}^s}{\Delta i_{Ldq}^s} = [\mathbf{M} - \varphi_2(s)\mathbf{L}]^{-1} \varphi_2(s)\varphi_6(s) \end{cases} \quad (54)$$




FIGURE 9. Frequency response of TFs under different control parameters.




FIGURE 10. Frequency response of TFs under different circuit parameters.

where

$$\begin{cases} \mathbf{L} = \boldsymbol{\varphi}_7(s) - \boldsymbol{\varphi}_4(s) \mathbf{Z}_g(s) \\ \mathbf{M} = \mathbf{I} + \boldsymbol{\varphi}_1(s) \mathbf{Z}_g(s) \end{cases}$$

V. CONTROL PERFORMANCE ANALYSIS OF UPQC

The dq -axis small signal models of the C- and D-UPQC are deduced detailedly in section IV. On the basis of the models above, this section will further compare and analyze the performance of the load voltage and grid current in the C- and D-UPQC.

In addition, the control parameters of the UPQC are designed based on the system engineering design method [23]. For the load voltage controllers, both two schemes utilize the dual closed-loop PI control. Generally, the bandwidth of the inner current loop should be no more than $0.1 * 2\pi * f_{sw}$ (f_{sw} is the switching frequency), and the bandwidth of the outer voltage loop should be less than 1/10 of the inner current loop bandwidth. Accordingly, for the grid current controllers, both two schemes utilize the PI control. The parameter design of the grid current loop can refer to load voltage controller. The electrical and control parameters of the UPQC are shown in Table 1 and 2. The switching




FIGURE 11. Frequency response of TFs under different grid impedance.

frequency of series, shunt and QAB converter are given as 20kHz, 20kHz and 50kHz.

A. INFLUENCE OF VOLTAGE/CURRENT HARMONICS

1) LOAD VOLTAGE TRACKING PERFORMANCE

Firstly, the load voltage tracking performance is analyzed from the topologies. Since the capacitive reactance of the LC filter is inversely proportional to the frequency, the load voltage in the C-UPQC has a poor performance in mitigating the high-frequency grid voltage harmonics. In addition, the inductive reactance of the shunt L filter is proportional to the

$$\begin{aligned} \boldsymbol{\varphi}_4(s) &= \frac{[\mathbf{F}_{Do}(s) - (\mathbf{F}_{DL}(s) \mathbf{G}_{Dvv}(s) + \mathbf{F}_{Dh}(s) \mathbf{G}_{Dvi}(s))] \mathbf{K}_{PWM} \mathbf{G}_d(s)}{\mathbf{I} + \mathbf{Z}_{CV}(s) \mathbf{Z}_{LV}(s) + [\mathbf{G}_{Dvv}(s) \mathbf{G}_{Dvi}(s) + \mathbf{G}_{Dvi}(s) \mathbf{Z}_{CV}(s)] \mathbf{K}_{PWM} \mathbf{G}_d(s)}, \\ \boldsymbol{\varphi}_5(s) &= \frac{\mathbf{G}_{Dvv}(s) \mathbf{G}_{Dvi}(s) \mathbf{K}_{PWM} \mathbf{G}_d(s)}{\mathbf{I} \mathbf{C} \mathbf{Z}_{CV}(s) \mathbf{Z}_{LV}(s) + [\mathbf{G}_{Dvv}(s) \mathbf{G}_{Dvi}(s) + \mathbf{G}_{Dvi}(s) \mathbf{Z}_{CV}(s)] \mathbf{K}_{PWM} \mathbf{G}_d(s)}, \\ \boldsymbol{\varphi}_6(s) &= -\frac{\mathbf{G}_{Dvi}(s) \mathbf{K}_{PWM} \mathbf{G}_d(s) + \mathbf{Z}_{LV}(s)}{\mathbf{I} + \mathbf{Z}_{CV}(s) \mathbf{Z}_{LV}(s) + [\mathbf{G}_{Dvv}(s) \mathbf{G}_{Dvi}(s) + \mathbf{G}_{Dvi}(s) \mathbf{Z}_{CV}(s)] \mathbf{K}_{PWM} \mathbf{G}_d(s)}, \\ \boldsymbol{\varphi}_7(s) &= \frac{\mathbf{G}_{Dvi}(s) \mathbf{K}_{PWM} \mathbf{G}_d(s) + \mathbf{Z}_{LV}(s)}{\mathbf{I} + \mathbf{Z}_{CV}(s) \mathbf{Z}_{LV}(s) + [\mathbf{G}_{Dvv}(s) \mathbf{G}_{Dvi}(s) + \mathbf{G}_{Dvi}(s) \mathbf{Z}_{CV}(s)] \mathbf{K}_{PWM} \mathbf{G}_d(s)}, \end{aligned}$$




FIGURE 12. The simulation waveforms under grid voltage sag and swell: (a) C-UPQC, (b) D-UPQC.




FIGURE 13. The simulation waveforms under grid voltage harmonics distortion: (a) C-UPQC, (b) D-UPQC.




FIGURE 14. The spectrum analysis of vsa and vLa under grid voltage harmonics distortion.

frequency, thus the shunt converter in the C-UPQC tends to block the high frequency components of the load currents. It leads to the high frequency current harmonics flow into the power grid and affect the grid current and the load voltage. However, in the D-UPQC, the high-frequency load current harmonics tend to flow through the capacitor C_{Dsh} due to its smaller capacitive reactance. Thus, in the D-UPQC, the load voltage is mainly affected by the load current harmonics.

Secondly, the load voltage tracking performance is analyzed from the small signal model ((38) and (53)). For convenience, the d -axis coordinate system is taken as an

example to draw the relevant TF bode diagrams (Fig. 8(a)-(c)). Fig. 8(a) shows the bode diagram of $G_{3dd}(s)$ and $\varphi_{5dd}(s)$ ($G_3(s) = \varphi_5(s)$). As seen, in the C- and D-UPQC, the load voltages $\Delta v_s L_d$ can realize the error-free tracking of the reference signal $\Delta v_s L_{dr}$. As seen in Fig. 8(b), in most cases, the amplitude of $G_{LGdd}(s)$ is bigger than that of $\varphi_{LGdd}(s)$; especially, the amplitude of $G_{LGdd}(s)$ is equal to 0dB in high frequency range. In Fig. 8(c), the load voltage cannot suppress the influence caused by the grid current harmonics (1~10kHz) and the amplitude of $G_{LLdd}(s)$ is smaller than that of $\varphi_{LLdd}(s)$ in low frequency range. Thus, the grid voltage




FIGURE 15. The simulation waveforms under high-frequency grid voltage harmonics distortion: (a) C-UPQC, (b) D-UPQC.




FIGURE 16. The spectrum analysis of vSa and vLa under high-frequency grid voltage harmonics distortion.

harmonics mainly distort the load voltage in the C-UPQC; the load current harmonics will distort the load voltages in two schemes.

2) GRID CURRENT TRACKING PERFORMANCE

From the topologies, the D-UPQC has a better performance in blocking the load current harmonics flowing to the power grid because the inductive reactance is higher in high frequency range. In the C-UPQC, the shunt converter blocks the high frequency load current harmonics.

Next, from the small signal models ((39) and (54)), Fig. 8(d)-(f) show the TF bode diagrams of the *d*-axis grid current loop in the C- and D-UPQC. In Fig. 8(d) ($G_{7dd}(s) = \varphi_{3dd}(s)$), in both two schemes, the grid current Δi_{Sd}^s can realize the error-free tracking of the reference signal Δi_{Sdr}^s . As seen in Fig. 8(e), although the amplitude of $\varphi_{SGdd}(s)$ is bigger than that of $G_{SGdd}(s)$ in low frequency range, the amplitude of $\varphi_{SGdd}(s)$ and $G_{SGdd}(s)$ is always smaller than 0dB. In Fig. 8(f), the amplitude of $G_{SLdd}(s)$ is always bigger than that of $\varphi_{SLdd}(s)$; especially in high frequency range, the amplitude of $G_{SLdd}(s)$ is equal to 0dB. Thus, the load current harmonics affect the current quality in the C-UPQC, and the influence caused by the grid voltage harmonics on the grid current is not obvious in two schemes.

TABLE 3. Load parameters in the simulations.

Load 1	$R_a = 10\Omega; L_a = 10\text{mH}$ $R_b = 10\Omega; L_b = 10\text{mH}$ $R_c = 10\Omega; L_c = 10\text{mH}$
Load 2	Rectifier load: $R = 10\Omega; L = 10\text{mH}$

B. INFLUENCE OF CONTROL AND CIRCUIT PARAMETERS

This subsection analyzes the control performance of the UPQC under different control and circuit parameters (k_{Dvvp} , k_{Cvvp} , k_{Dip} , k_{Cip} , C_V and L_I).

Fig. 9 shows the related TF bode diagrams of the C- and D-UPQC under different control parameters. As seen, with the increase of k_{Dvvp}/k_{Cvvp} and k_{Dip}/k_{Cip} (increase of the bandwidth of load voltage and grid current loop), all the amplitudes of the TFs tend to decrease. It means that increasing the bandwidth of the outer load voltage and grid current loop helps improve the load voltage and grid current quality in both two schemes.

The related TF bode diagrams under different filter parameters are seen in Fig. 10. As shown, when C_V or L_V increases, the amplitudes of the TFs in the D-UPQC tend to decrease in most cases, while these amplitudes in the C-UPQC tend to increase. It means that increasing the filter inductance and




FIGURE 17. The simulation waveforms under different loads: (a) C-UPQC, (b) D-UPQC.




FIGURE 18. The spectrum analysis of i_{La} , i_{Sa} and v_{La} under different loads.

capacitance can improve the load voltage and grid current quality in the D-UPQC.

C. INFLUENCE OF GRID IMPEDANCE

This subsection mainly considers the control performance of the UPQC under different grid impedance.

From the UPQC circuits, the grid current controlled by the UPQC contains few harmonics, and they will flow through the grid impedance and further distort the PCC voltage quality. Since the C-UPQC cannot mitigate the high frequency PCC voltage harmonics, the load voltage quality in the C-UPQC will be poorer when L_g increases.

As seen in Fig. 11, when L_g increases, the TFs of the D-UPQC can remain unchanged. It means that the D-UPQC can still keep good load voltage and grid current quality under different grid impedance. However, in the C-UPQC, the amplitude of $G_{LLdd}(s)$ in high frequency range becomes greater and bigger than 0dB when L_g increases. Thus, the load voltage in the C-UPQC will be affected heavily by the load current harmonics in weak grid. It is concluded that the grid impedance mainly affected the load voltage quality in the C-UPQC, while the performance of the D-UPQC is not affected.

VI. SIMULATION AND EXPERIMENTAL RESULTS

In this section, the correctness of the system performance analysis for the C- and D-UPQC is verified in the MATLAB/Simulink and experimental platform.

A. SIMULATION RESULTS

The circuit and control parameters in the simulations are seen in Table 1 and 2. The switching frequency of the UPQC system are the same with those in section V. And the detailed load parameters are seen in Table 3.

1) INFLUENCE OF THE GRID VOLTAGES

This case mainly illustrates the influence on the load voltage and the grid current for the C- and D-UPQC caused by the grid voltage fluctuation. The load 1 is connected, and the grid inductance is given as 0.05mH.

Fig. 12(a)-(b) show the waveforms of v_S and v_L . As seen, the grid voltage sags with a depth of 20% within [0.16, 0.20] s and swells with a depth of 20% within (0.20, 0.20] s. After compensation, the load voltage amplitudes of the C- and D-UPQC could be at the nominal values. However, the

TABLE 4. The comparative analysis results of C- and D-UPQC with different control and circuit parameters.

		Total Harmonic Distortion (THD/%)																	
		Distorted Grid Voltage and Linear Load										Sinusoidal Grid Voltage and Rectifier Load							
		k_{Dvvp}/k_{Cvvp}		k_{Dip}/k_{Cip}		$C_f(\mu F)$		$L_f(mH)$		k_{Dvvp}/k_{Cvvp}		k_{Dip}/k_{Cip}		$C_f(\mu F)$		$L_f(mH)$			
2	3	3	4	100	120	6	8	2	3	3	4	10 0	120	6	8				
v_{Sa}	C-UPQC	11.3	11.3	11.3	11.3	11.3	11.3	11.3	11.2	11.3	1.3	1.2	1.3	1.2	1.3	1.3	1.3	1.2	1.2
	D-UPQC	11.3	11.3	11.3	11.3	11.3	11.3	11.3	11.2	11.2	1.3	1.3	1.3	1.3	1.3	1.3	1.3	1.3	1.3
v_{La}	C-UPQC	2.8	2.3	2.2	2.7	2.8	3.5	4.2	5.1	5.5	3.2	3.2	3.1	3.1	2.9	3.7	3.9	3.3	3.7
	D-UPQC	1.1	1.0	1.0	1.0	0.8	0.7	0.6	0.8	0.8	5.7	5.5	5.2	5.7	5.7	5.6	5.5	5.7	5.7
i_{Sa}	C-UPQC	3.5	3.5	3.4	3.5	3.4	3.6	3.7	3.7	3.8	9.5	9.6	9.5	9.3	9.1	9.6	10.9	12.3	14.7
	D-UPQC	3.8	3.8	3.8	3.6	3.6	3.8	3.8	2.2	1.7	3.5	3.5	3.5	3.3	3.3	3.4	3.4	2.1	1.7
i_{La}	C-UPQC	0.5	0.3	0.3	0.5	1.0	0.7	0.8	1	1.1	28.7	29.0	29	29	28.8	29	29	28.3	28
	D-UPQC	0.2	0.2	0.2	0.1	0.1	0.1	0.1	0.1	0.1	25.9	26.8	27.4	25.9	25.9	26	26	26	25.9




FIGURE 19. The simulation waveforms under different grid impedance: (a) C-UPQC, (b) D-UPQC

D-UPQC has a better dynamic performance when the grid voltage suffers sudden variation.

Fig. 13(a)-(b) illustrates the waveforms of v_S , v_L and i_S when the grid voltage suffers harmonic distortion. Fig. 14 is the related spectrum analysis of v_{Sa} and v_{La} . From Fig. 14, the grid voltage mainly contains 11th and 13th harmonic components. After compensation, the load voltage in the D-UPQC can remain sinusoidal (the total harmonic distortion (THD) is 1.59%), while the THD of the load voltage in the C-UPQC is higher (the related THD is 3.15%). Figs. 15-16 show the related waveforms and spectrum analysis when the grid voltage suffers high-frequency harmonic distortion. As shown in Fig. 16, the grid voltage mainly contains 41th and 43th harmonic components (the related THD is about 11.19%). After compensation, the load voltage in the D-UPQC can keep sinusoidal and the related amplitude is at nominal value (the related THD is 1.13%). However, the load voltage in the C-UPQC contains lots of harmonic components (the related THD is 13.39%). Besides, the grid currents in both two schemes can remain sinusoidal. Thus, from the above analy-

sis, the load voltage in the D-UPQC has a stronger robustness, and the grid voltage in both two schemes are robust to the grid voltage harmonic distortion.

2) INFLUENCE OF THE LOAD CURRENTS

This case study is designed to verify the performance analysis of the UPQC when the load current harmonics are considered. In addition, the grid voltage is normal and the grid inductance is given as 0.05mH. The load 2 is connected.

Figs. 17-18 shows the waveforms and spectrum analysis for the UPQC when load 1 and 2 are switched. As seen, the three-phase balanced load 1 is switched to the purely non-linear load 2 (the THD of the load current is 29.47%). After compensation, the grid current in the C-UPQC still contains lots of harmonic components (the related THD is 29.47%), while the grid current in the D-UPQC can almost remain sinusoidal (the related THD is 3.86%). Besides, in both two schemes, the load voltage contains few harmonics.

But the THD of the load voltage in the D-UPQC (3.78%) is higher than that in the C-UPQC (1.90%). It is concluded




FIGURE 20. The spectrum analysis of v_{La} and i_{Sa} under different grid impedance: (a) C-UPQC, (b) D-UPQC

that the grid current in the D-UPQC has a better robustness and the load voltage quality in the C-UPQC is better when the load currents is distorted.

3) INFLUENCE OF CONTROL AND CIRCUIT PARAMETERS

This subsection is designed to test the performance of the UPQC under different control and circuit parameters.

Table 4 shows the comparative results of the THD for v_{Sa} , v_{La} , i_{Sa} and i_{La} . As shown, with the increase of k_{Dvvp}/k_{Cvvp} , the THD of v_{La} decreases; when C_V increases, the THD of v_{La} in D-UPQC also decreases while the THD of v_{La} in C-UPQC increases. Besides, when k_{Dip}/k_{Cip} increases, the THD of i_{Sa} in both two schemes decrease; however, with the increase of L_I , the THD of i_{Sa} in the D-UPQC decreases greatly, but the THD of i_{Sa} in the C-UPQC increases. The results in Table 4 have proven the correctness of the comparative analysis in section V.

4) INFLUENCE OF THE GRID IMPEDANCE

This case study is designed to test the performance of the UPQC under different grid impedance (L_g increases to 5mH from 0.2mH at 0.2s). And other parameters remain unchanged.

Figs. 19-20 show the waveforms and spectrum analysis for the UPQC under different grid impedance. As illustrated, when L_g increases, the PCC voltage is distorted more heavily. In the C-UPQC, the THD of the load voltage increases to 50.31% from 4.81%, while the related THD in the D-UPQC increases to 1.16% from 1.01%. And the THDs of the grid currents (always smaller than 5%) decrease in both two schemes with the increase of L_g . Therefore, the grid impedance mainly affects the load voltage quality in the C-UPQC.

B. EXPERIMENTAL RESULTS

In this section, the experimental platform is built to verify the performance analysis of the UPQC. A 2-kW prototype has




FIGURE 21. Experimental prototype




FIGURE 22. Experimental waveforms under the grid voltage sag and swell: (a) C-UPQC, (b) D-UPQC.

been built in the laboratory, as shown in Fig. 21. The circuit parameters are seen in [26]. Besides, the QAB converter is composed of four full bridge modules and four leakage inductors, which are connected through high frequency transformer (HFT). The HFT adopts PQ 50-50 magnetic core. Chroma 61830 supplies the three-phase UPQC-QAB system.




FIGURE 23. Experimental waveforms under the distorted grid voltage: (a) C-UPQC, (b) D-UPQC.




FIGURE 24. Experimental waveforms under the distorted grid voltage: (a) C-UPQC, (b) D-UPQC.

1) INFLUENCE OF THE GRID VOLTAGES

This subsection mainly considers the grid voltage sag, swell and harmonics. The depths of the voltage sag and swell are 40%. And the load parameters are set as: $R = 8\Omega$ and $L = 12mH$.

Fig. 22 illustrates the waveforms of v_{Sa} , v_{La} , v_{Lb} and v_{Sra} under the voltage sag and swell. When the PCC voltage sags or swells, the load voltage in the C- and D-UPQC remains sinusoidal and the amplitudes of v_{La} and v_{Lb} are kept constant (81.7V). However, when the PCC voltage suffers sudden sag or swell, the load voltage in the D-UPQC does not suffer the transient; in the C-UPQC, the load voltage suffers transient. Thus, the load voltage in the D-UPQC has a better dynamic performance.

Fig. 23-24 shows the waveforms of v_{Sa} , v_{La} , v_{Sra} and i_{Sa} under the distorted grid voltage. As seen, when the grid




FIGURE 25. Experimental waveforms under different loads: (a) C-UPQC, (b) D-UPQC.




FIGURE 26. Experimental waveforms under different grid impedance: (a) C-UPQC, (b) D-UPQC.

voltage contains low-frequency harmonics, the load voltage in the C-UPQC is disturbed slightly; while when v_S contains high frequency harmonics, the load voltage in the C-UPQC is disturbed heavily. Besides, the load voltage in the D-UPQC can always be kept sinusoidal when the grid voltage is distorted. Thus, the load voltage quality in the D-UPQC is better under the grid voltage harmonics.

2) INFLUENCE OF THE LOAD CURRENTS

In this subsection, the nonlinear load is considered, where the rectifier load is connected ($R = 8\Omega$ and $L = 24mH$).

The waveforms of v_{Sa} , v_{La} , i_{La} and i_{Sa} for the UPQC under the nonlinear load are shown in Fig. 25. As seen, when the linear load is switched to the nonlinear load, in the C-UPQC, the load voltage is kept sinusoidal while the grid current is disturbed; in the D-UPQC, the grid current is more sinusoidal while the load voltage is disturbed. Therefore, it is concluded that load current harmonics mainly affect the grid

current in the C-UPQC and the load voltage in the D-UPQC. Besides, the grid current in the D-UPQC has a better dynamic performance under the transient of load switching.

3) INFLUENCE OF THE GRID IMPEDANCE

This subsection is designed to test the performance of the UPQC under different grid impedance ($L_g = 0.5$ and 5mH).

Fig. 26 shows the waveforms of v_{Sa} , v_{La} , v_{sra} and i_{Sa} . As seen, when L_g increases, the PCC voltages v_{Sa} in both the C- and D-UPQC are distorted more heavily, and the load voltage v_{La} in the C-UPQC are also distorted more seriously. However, the load voltage in the D-UPQC and the grid currents in both two schemes can remain sinusoidal. Thus, the grid impedance has an obvious influence on the load voltage in the C-UPQC.

VII. CONCLUSION

In this article, the dq -axis small signal models with consideration of the effects of PLL and grid impedance are established to analyze the performance of the C- and D-UPQC. The static and dynamic performance for the C- and D-UPQC are discussed and compared detailly, where the effect of control, circuit parameters and grid impedance are also taken into account. The main conclusions are drawn as follows:

- 1) The D-UPQC has a better dynamic performance when grid voltage or load suffers sudden variation;
- 2) Grid voltage harmonics mainly distort the load voltage in the C-UPQC;
- 3) Load current harmonics have a significantly influence on the grid current in the C-UPQC and load voltage in the D-UPQC;
- 4) Grid impedance has an obvious influence on the load voltage in the C-UPQC.

The correctness and effectiveness of the above findings are verified via the simulation and experimental results, which will provide the guideline for the selection of suitable compensation strategies in specific applications.

APPENDIX A

DESIGN OF DUAL PI CONTROL GAIN

From [23], in the dual closed-loop PI control, the bandwidth of the inner current loop α_c should be no more than $0.1 \cdot 2\pi \cdot f_{sw}$ (f_{sw} is the switching frequency), which means,

$$k_{pc} = \alpha_c \cdot L_V \quad (\text{A1})$$

$$\alpha_c \leq 0.2\pi f_{sw} L_V \quad (\text{A2})$$

And the bandwidth of the outer voltage loop α_d should be less than $1/10$ of α_c , which means,

$$k_{pd} = \alpha_d \cdot C_V \quad (\text{A3})$$

$$\alpha_d \leq 0.1\alpha_c \quad (\text{A4})$$

Besides, the specific design the dual PI control gains could be achieved according to the transfer function of closed loop system.

REFERENCES

- [1] S. Elphick, P. Ciufo, G. Drury, V. Smith, S. Perera, and V. Gosbell, "Large scale proactive power-quality monitoring: An example from Australia," *IEEE Trans. Power Del.*, vol. 32, no. 2, pp. 881–889, Apr. 2017.
- [2] J. Wang, K. Sun, H. Wu, L. Zhang, J. Zhu, and Y. Xing, "Quasi-two-stage multifunctional photovoltaic inverter with power quality control and enhanced conversion efficiency," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7073–7085, Jul. 2020.
- [3] J. Rodway, P. Musilek, S. Misak, and L. Prokop, "Prediction of voltage related power quality values from a small renewable energy installation," in *Proc. EPEC*, 2014, pp. 76–81.
- [4] R. Ni, Y. W. Li, Y. Zhang, N. R. Zargari, and Z. Cheng, "Virtual impedance-based selective harmonic compensation (VI-SHC) PWM for current source rectifiers," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3346–3356, Jul. 2014.
- [5] T. Appala Naidu, S. R. Arya, R. Maurya, and S. Padmanaban, "Performance of DVR using optimized PI controller based gradient adaptive variable step LMS control algorithm," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 2, no. 2, pp. 155–163, Apr. 2021.
- [6] A. Y. Goharrizi, S. H. Hosseini, M. Sabahi, and G. B. Gharehpetian, "Three-phase HFL-DVR with independently controlled phases," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1706–1718, Apr. 2012.
- [7] S. Ziaiejad and A. Mehrizi-Sani, "Design tradeoffs in selection of the DC-side voltage for a D-STATCOM," *IEEE Trans. Power Del.*, vol. 33, no. 6, pp. 3230–3232, Dec. 2018.
- [8] X. Ge and F. Gao, "Flexible third harmonic voltage control of low capacitance cascaded H-Bridge STATCOM," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 1884–1889, Mar. 2018.
- [9] V. Khadkikar, "Enhancing electric power quality using UPQC: A comprehensive overview," *IEEE Trans. Power Electron.*, vol. 27, no. 5, pp. 2284–2297, May 2012.
- [10] T. Koroglu, A. Tan, M. M. Savrun, M. U. Cuma, K. C. Bayindir, and M. Tumay, "Implementation of a novel hybrid UPQC topology endowed with an isolated bidirectional DC–DC converter at DC link," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 3, pp. 2733–2746, Sep. 2020.
- [11] R. M. Abdalal and C. N. M. Ho, "Analysis and validations of modularized distributed TL-UPQC systems with supervisory remote management system," *IEEE Trans. Smart Grid*, vol. 12, no. 3, pp. 2638–2651, May 2021.
- [12] J. Han, X. Li, Y. Sun, D. Luo, and S. Huang, "Optimal operation of UPQC under VA capacity constraints based on hierarchical optimization," *Int. J. Electr. Power Energy Syst.*, vol. 122, Nov. 2020, Art. no. 106168.
- [13] J. Ye, H. B. Gooi, and F. Wu, "Optimal design and control implementation of UPQC based on variable phase angle control method," *IEEE Trans. Ind. Informat.*, vol. 14, no. 7, pp. 3109–3123, Jul. 2018.
- [14] V. Khadkikar and A. Chandra, "UPQC-S: A novel concept of simultaneous voltage sag/swell and load reactive power compensations utilizing series inverter of UPQC," *IEEE Trans. Power Electron.*, vol. 26, no. 9, pp. 2414–2425, Sep. 2011.
- [15] I. Axente, J. N. Ganesh, M. Basu, M. F. Conlon, and K. Gaughan, "A 12-kVA DSP-controlled laboratory prototype UPQC capable of mitigating unbalance in source voltage and load current," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1471–1479, Jun. 2010.
- [16] G. S. Kumar, B. K. Kumar, and M. K. Mishra, "Mitigation of voltage sags with phase jumps by UPQC with PSO-based ANFIS," *IEEE Trans. Power Del.*, vol. 26, no. 4, pp. 2761–2773, Oct. 2011.
- [17] L. Meng, L. Ma, W. Zhu, H. Yan, T. Wang, W. Mao, X. He, and Z. Shu, "Control strategy of single-phase UPQC for suppressing the influences of low-frequency DC-link voltage ripple," *IEEE Trans. Power Electron.*, vol. 37, no. 2, pp. 2113–2124, Feb. 2022.
- [18] R. A. Modesto, S. A. O. da Silva, A. A. de Oliveira, and V. D. Bacon, "A versatile unified power quality conditioner applied to three-phase four-wire distribution systems using a dual control strategy," *IEEE Trans. Power Electron.*, vol. 31, no. 8, pp. 5503–5514, Aug. 2016.
- [19] L. B. G. Campanhol, S. A. O. da Silva, A. A. de Oliveira, and V. D. Bacon, "Power flow and stability analyses of a multifunctional distributed generation system integrating a photovoltaic system with unified power quality conditioner," *IEEE Trans. Power Electron.*, vol. 34, no. 7, pp. 6241–6256, Jul. 2019.
- [20] R. J. M. dos Santos, J. C. da Cunha, and M. Mezaroba, "A simplified control technique for a dual unified power quality conditioner," *IEEE Trans. Ind. Electron.*, vol. 61, no. 11, pp. 5851–5860, Nov. 2014.

- [21] S. A. O. da Silva, L. B. G. Campanhol, G. M. Pelz, and V. de Souza, "Comparative performance analysis involving a three-phase UPQC operating with conventional and dual/inverted power-line conditioning strategies," *IEEE Trans. Power Electron.*, vol. 35, no. 11, pp. 11652–11665, Nov. 2020.
- [22] G. M. Pelz, S. A. O. da Silva, and L. P. Sampaio, "Distributed generation integrating a photovoltaic-based system with a single- to three-phase UPQC applied to rural or remote areas supplied by single-phase electrical power," *Int. J. Electr. Power Energy Syst.*, vol. 117, May 2020, Art. no. 105673.
- [23] L. Harnefors, M. Bongiorno, and S. Lundberg, "Input-admittance calculation and shaping for controlled voltage-source converters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3323–3334, Dec. 2007.
- [24] B. W. França, L. F. da Silva, and M. Aredes, "Comparison between alpha-beta and DQ-PI controller applied to IUPQC operation," in *Proc. 11th Brazilian Power Electron. Conf.*, Sep. 2011, pp. 306–311.
- [25] H. Gong, X. Wang, and D. Yang, "DQ-frame impedance measurement of three-phase converters using time-domain MIMO parametric identification," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 2131–2142, Feb. 2021.
- [26] J. Han, X. Li, Y. Sun, S. Gong, and S. Huang, "Optimal design and decoupling control of series DC-link voltages for quadruple-active-bridge based UPQC," *Int. J. Electr. Power Energy Syst.*, vol. 140, Sep. 2022, Art. no. 108038.
- [27] N. Naseem and H. Cha, "Quad-active-bridge converter with current balancing coupled inductor for SST application," *IEEE Trans. Power Electron.*, vol. 36, no. 11, pp. 12528–12539, Nov. 2021.



DASHUANG LIU was born in Hubei, China, in 1992. He received the B.S. degree in electronic engineering from China Three Gorges University, Yichang, China, in 2015.

He is currently an Electrical Engineer with the Xiaolangdi Multipurpose Dam Project Management Center, Ministry of Water Resources, Zhengzhou. His research interests include power quality control and renewable energy generation.



SHUQI SHI was born in Hunan, China, in 1986. He received the B.S. degree in electrical engineering from the Hunan Institute of Engineering, Xiangtan, China, in 2009, the M.S. degree in electrical engineering from Hunan University, Changsha, China, in 2012, and the Ph.D. degree in control science and engineering from Central South University, Changsha, in 2020.

Since 2022, he has been an Associate Professor with the School of Electrical Engineering, Shaoyang University. His current research interests include modeling and control of power electronics, and its application in renewable electrical energy systems.



JIAN HAN was born in Hubei, China, in 1993. He received the B.S. degree in electronic engineering from China Three Gorges University, Yichang, China, in 2015, and the Ph.D. degree in electronic engineering from Hunan University, Changsha, China, in 2022.

He is currently a Lecturer with the School of Electrical and Automation Engineering, East China Jiaotong University, Nanchang. His research interests include power quality control and energy conversion systems.

• • •