

Received 4 December 2023, accepted 28 December 2023, date of publication 2 January 2024, date of current version 11 January 2024.

Digital Object Identifier 10.1109/ACCESS.2023.3349185

RESEARCH ARTICLE

Lower Output Voltage Harmonics With Optimum Switching Angles of Single PV-Source Based Reduced Switch Multilevel Inverter Using BWO Algorithm

RUPALI MOHANT[Y](https://orcid.org/0000-0001-7245-5555)'^{®1}[, D](https://orcid.org/0000-0003-3656-4871)[E](https://orcid.org/0000-0003-2961-9061)BASHIS CHATTERJEE^{®1}, [SAT](https://orcid.org/0000-0002-1816-0075)YAJIT MOHANTY'^{®2}, SONAM SHRIVASTAVA®2, S[AN](https://orcid.org/0000-0002-9375-8886)TANU KUMAR DASH®3, SHIVAM PRAKASH G[AU](https://orcid.org/0000-0001-7333-7438)TAM^{©3}, (Member, IEEE), AND KISHORE BINGI^{®4}, (Member, IEEE) ¹Department of Electrical Engineering, Jadavpur University, Kolkata, West Bengal 700032, India

²School of Electrical Engineering, Vellore Institute of Technology, Vellore, Tamil Nadu 632014, India

³Technology Information, Forecasting and Assessment Council (TIFAC), Vellore Institute of Technology, Vellore, Tamil Nadu 632014, India

⁴Department of Electrical and Electronics Engineering Universiti Teknologi PETRONAS, Seri Iskandar 31750, Malaysia

Corresponding author: Sonam Shrivastava (sonam.shrivastava@vit.ac.in)

ABSTRACT This paper presents a technique of harmonic minimization from output voltage waveform of a reduced switch Multilevel Inverter (MLI) through an efficient bio inspired metaheuristic algorithm called Black widow optimization (BWO). The proposed reduced switch 13- level MLI scheme uses a single Photovoltaic (PV) source which can be suitable for grid integration. The proposed BWO algorithm minimizes the Total Harmonic Distortion (THD) of output voltage with low operational time compared to other existing nature based algorithms considering large searching area. The weighted THD (WTHD) of the output voltage is also minimized in order to reduce the effect of lower order harmonics from the output voltage in a greater extent. The convergence rate and level of accuracy of BWO algorithm is compared with two different bio inspired algorithms for justification. The MLI operation is carried out with fundamental frequency, minimizing the switching stress while lowering the power loss compared to PWM or Sinusoidal PWM switching schemes. A single PV panel with multi winding flyback converter is used for medium voltage application through reduced switch MLI, serving the purpose of both isolation and reduction of energy sources. Simulation and experimental analysis are carried out with online control technique using a three phase 13-level reduced MLI to validate the proposed concept on a practical system.

INDEX TERMS BWO algorithm, flyback converter, modulation index, reduced multilevel inverter, total harmonic distortion.

I. INTRODUCTION

The demand for electricity has seen a rise for the past few years. Therefore, fulfilling this rise in demand from alternating sources and its effect on environment is a major challenge. Most of the research has been carried out to extract maximum power from solar energy which can be synchronized to

The associate editor coordinating the review of this manuscript and [a](https://orcid.org/0000-0001-5398-2384)pproving it for publication was Ahmed F. Zobaa^D.

AC as well DC grid. Conversion of lower rating DC power from renewable sources to higher rating AC power for AC grids or different loads with better power quality is a major concern. The use of Multilevel Inverters (MLI) for AC power conversion has become a significant field of research that has replaced the usage of filter circuits for improving power quality. For PV energy utilization in the remote area, a utility scale PV plant with modular DC-DC converter is proposed in [\[1\].](#page-10-0) Different control schemes and algorithms are developed for

Maximum Power Point Tracking from solar PV panel [\[2\],](#page-10-1) [\[3\].](#page-10-2) Due to the modular design and enhanced output voltage of Cascade H-bridge MLI (CHBMLI), this topology and its modified design are connected to grid without transformer as mentioned in [4] [and](#page-10-3) [\[5\]. Th](#page-10-4)is topology does not require clamping diodes and capacitors as discussed in [\[6\]](#page-10-5) and [\[7\]](#page-10-6) for its operation, but CHBMLI requires larger number of switching devices to increase the output voltage level which leads to more switching loss. Due to this deficit, modular form of CHB multilevel inverter has been used for integrating PV with grid as discussed in [\[7\]. B](#page-10-6)ut the design of multilevel inverter with optimum number of switching devices has dragged the attention towards its compact and lossless characteristics. A review on different proposed topologies of reduced switch MLIs with their operation, efficiency and comparison with classical MLIs are discussed in [\[8\]. In](#page-10-7) order to obtain magnified output voltage waveform with lesser number of switching devices, minimum switching loss and low standing voltage, reduced switch MLIs are proposed in different literatures [\[9\],](#page-10-8) [\[10\], a](#page-10-9)nd [\[11\]. A](#page-10-10) cross switched multilevel inverter with reduced number of power switches is proposed in $[12]$. The topology of MLI is influenced from a cross connected voltage source inverter discussed in [\[13\].](#page-10-12) The efficiency and performance of the proposed MLI in the above literature has been discussed and compared with the existing topologies too. In order to achieve higher output voltage level with lesser number of switching devices the MLI topologies with unequal DC sources are designed and implemented for grid integration [4] [and](#page-10-3) high power application [\[14\].W](#page-10-13)hen synchronization of PV with grid is considered the primary objective, which is necessary to achieve is power quality improvement that deals with less harmonic content in grid side and less THD. Some control schemes have been implemented like PWM and modified SPWM for selective harmonic elimination (SHE) to get the appropriate triggering angles, which have achieved the minimum THD as per IEEE standard stated in [\[15\]](#page-10-14) and [\[16\]. A](#page-10-15)s PWM switching frequency is very high, these techniques lead to the increase of switching stress. The above complications are avoided by adopting several search-based optimization algorithms which have reduced the output voltage THD using MLI up to desired level. A selective harmonics elimination problem in a single phase 11-level CHBMLI is solved using Particle Swarm Optimization (PSO) algorithm [\[17\]. I](#page-10-16)n order to increase the convergence of PSO, Modified PSO algorithm for solving SHE problem in a three phase 11-level reduced MLI has been proposed in [\[18\], th](#page-10-17)at can be able to reduce the output voltage THD to 7.45%. To eliminate the undesired lower order harmonics from the output voltage of a 7,13 and 9 level cascade H-bridge MLI, the colonial competitive algorithm has been proposed in [\[19\]. A](#page-10-18)lso, a modified Grey Wolf Optimization (GWO) algorithm for SHE-PWM has been proposed in [\[20\],](#page-10-19) which has reduced the line voltage THD up to 5.53%, but the higher order harmonics voltages are not reduced properly as viewed in the FFT analysis.

This paper presents a 13-level cross switched MLI (CSMLI) with unequal DC voltage sources generated from single PV module for medium voltage range application. In literature $[12]$, the efficiency and working principle of an 11-level CSMLI operated with equal voltage sources has been discussed, but the harmonic reduction using this MLI has not been highlighted. Here the following contributions are carried out:

- 1- In this article, the performance of the above MLI with reduced number of switches and DC voltage sources for THD minimization has been examined thoroughly and results are shown in section [IV.](#page-6-0)
- 2- Instead of using multiple solar panels in each phase for different voltage level, a single solar panel has been used in this scheme with multi output through flyback converter to provide unequal DC sources to the CSMLI, which has been discussed in section [II.](#page-1-0)
- 3- To obtain the desired switching angles that would trigger the CSMLI with minimum voltage THD and WTHD, Black Widow Optimization (BWO) algorithm has been adopted and to justify the productivity of this algorithm the objective function of the system is calculated in MATLAB program environment using GWO and PSO algorithms of same population size. The comparative analysis of the above discussed algorithms has been carried out and presented in section [IV-A.](#page-7-0)
- 4- These algorithms have successfully minimized the WTHD and THD for the line voltage of the system output.
- 5- Piecewise mixed model equation [\[21\]](#page-10-20) has been utilized to store the nonlinear variation of triggering angles with modulation indices, which is calculated offline for BWO algorithm to obtain minimum voltage THD. The details are explained thoroughly in section [II-E.](#page-4-0)

To affirm the above concept, programming and simulation has been carried out using 13-level CSMLI for grid interconnection. The experimental set up has been done to verify the result and performance of the reduced MLI with modulation index 0.92 and 0.6. The rest of the paper is organized as follows. Section II introduces the proposed scheme and section [III](#page-5-0) discusses the Black Widow Optimization method. The simulation results and discussions are given in section [IV.](#page-6-0) While section [V](#page-9-0) concludes the paper.

II. PROPOSED SCHEME

The main objective of this proposed scheme is to implement a newly available metaheuristic search based algorithm for THD minimization of a reduced switch Multilevel Inverter to interface PV energy with medium or high voltage grid. The novelty behind this design is the use of a single PV panel to obtain multiple isolated DC sources for inputs to the MLI, hence making this scheme modular. Multiple PV panels can also be used for this purpose [\[4\],](#page-10-3) [\[6\]](#page-10-5) but without the advantages mentioned for the proposed scheme as above. Moreover, application of the new optimization

FIGURE 1. PV based CSMLI through proper isolation for grid application.

algorithm helps to reach lower THD and thereby reducing the interfacing reactor values compared to existing schemes.

A. PV BOOST CONVERTER CONTROL

In this model, three 260-Watt PV panels are used for three phase system as shown in Fig[.1.](#page-2-0) In order to step up the PV voltage, a DC-DC boost converter with PI controller is implemented in each phase. PI controller is used to maintain a constant output voltage by varying the duty ratio (D) with change in input voltage. The controller generates a reference signal that is compared with a carrier signal of 20KHzfrequency to induce a triggering pulse for boost converter as explained in Fig[.1.](#page-2-0) The relation of boost output voltage (V_0) with input voltage from PV (V_i) is given below.

$$
V_o = \frac{V_i}{1 - D} \tag{1}
$$

B. ISOLATION THROUGH FLYBACK CONVERTER

In this paper, a 13-level reduced MLI is considered with three unequal DC inputs per phase for its operation. Furthermore, these sources require isolation to avoid possible short circuit during abnormal operation. To achieve this, an isolated multi output flyback converter operating from PV-boost converter output is considered in the proposed scheme. Thus, the proposed scheme reduces the number of input PV sources compared to the existing schemes which usually require 's' number of solar panels for 's' inputs per phase for the MLI $[4]$, $[6]$. Therefore, the overall system cost can be reduced considerably. The proposed scheme is shown in Fig. [1.](#page-2-0) The flyback converter has been energized from the boost converter output voltage for all the three phases separately. The output of this converter V_{dc1} to V_{dc3} are fed to each phase of the reduced MLI for generating 13-level output

voltage. The output of the flyback converter (V_{out} i.e V_{dc1} of secondary winding N_2) can be expressed as:

$$
V_{out} = K1 * \left(\frac{D}{1 - D}\right) V_{c1} \tag{2}
$$

 V_{c1} = Input voltage to flyback converter shown in Fig[.1.](#page-2-0) D=Duty cycle or duty ratio. Here, duty ratio 'D' and transformation ratio 'K1' are set to 0.6 and 2 respectively. Transformation ratios K1, K2 and K3 for the secondary windings bear a ratio of 1:3:2 to generate unequal DC voltages for the MLI inputs.

C. REDUCED SWITCH MULTILEVEL INVERTER

This topology of MLI is implemented for unequal voltage sources with a ratio of 1:3:2 to develop 13 level output voltage. Presented reduced MLI requires less power semiconductor devices in comparison to symmetrical CSMLI and conventional CHBMLI. For developing 13-level output voltage, CHBMLI needs 24 numbers of switching devices and symmetrical CSMLI needs 14 switching devices whereas CSMLI with unequal sources needs 8 switches and three DC sources only. The relation between number of switches (S_n) and number of DC voltage sources (S) for both the topologies are:

In case of CHB MLI :
$$
S_n = 4 * S
$$
 (3)

In case of CSMLI :
$$
S_n = 2 * (S + 1)
$$
 (4)

The presented asymmetrical CSMLI exhibits a relation of output voltage level (V_{level}) with number of DC sources as given by equation (5) :

$$
V_{level} = 2S(S - 2) + 7 \tag{5}
$$

The optimum switching angles are determined by the help of BWO algorithm using MATLAB program. To obtain the desired staircase output voltage waveform, triggering patterns for the 13-level reduced MLI are designed using Table [1.](#page-3-0) Here, asymmetrical DC sources are applied to develop the above-mentioned output voltage level. The input voltages to reduced MLI are determined using a relationship shown in equation [\(6\).](#page-3-1)

$$
V1: V2: V3 = 1:3:2
$$
 (6)

TABLE 1. Switching table of single phase 13-level reduced switch MLI.

Switching combinations for each voltage level												
switches	5	ς	\mathfrak{S}^-	$V1+V2$	$V2+V3$	$V1+V2+V3$		$\begin{array}{ c c c }\hline \text{C1} & \text{C2} & \text{C3} \\ \hline \text{C1} & \text{C2} & \text{C3} \\ \hline \end{array}$		$(V1+V2)$	$(V2+V3)$	$(V1+V2+V3)$
S1			Ω		Ω		θ	Ω		θ		θ
S ₂		θ					θ		θ	θ	θ	θ
S ₃	θ							Ω	Ω	θ	θ	$\mathbf{0}$
S4	θ	θ			Ω	θ			θ	θ		
S5	θ	θ		θ		θ			θ		θ	
S6	θ		θ	θ	Ω	θ		Ω				
S7		Ω	θ	θ	Ω	θ	θ					
S8			θ	θ			θ	θ			θ	θ

The MLI is operating with unequal DC voltages but results equal step voltage at each level that is illustrated in Fig. [2](#page-3-2) As per the switching scheme explained in Table [1,](#page-3-0) the six modes of operation for the MLI are demonstrated in Fig[.3.](#page-3-3) The output voltage can vary from V_{max} to $-V_{max}$, which will be accelerated by the triggering angles $\alpha_1, \alpha_2, \ldots, \alpha_6$ and V_{max} is expressed in equation [\(7\)](#page-3-4) as:

$$
V_{max} = V1 + V2 + V3 \tag{7}
$$

FIGURE 2. Output voltage waveform of a 13- level reduced inverter.

For generating different output voltage levels, the requirement of power switches for asymmetrical CSMLI and symmetrical CSMLI [\[12\]](#page-10-11) is presented in Fig. [4.](#page-4-1)

FIGURE 3. Operational diagram of 13- level CSMLI. (a) Mode 1, (b) Mode 2, (c) Mode 3, (d) Mode 4, (e) Mode 5 and (f) Mode 6.

FIGURE 4. Number of power switches vs output voltage level.

D. MATHEMATICAL DERIVATION FOR OUTPUT VOLTAGE AND HARMONIC DISTORTION

The nonlinear equation for MLI output voltage waveform shown in Fig[.2](#page-3-2) can be represented as:

$$
V(\omega t) = \sum_{\alpha=1}^{ai} \frac{4V_D}{n\pi} (\cos(n\alpha_1) + \cos(n\alpha_2)
$$

+ ... + cos(n\alpha_{ai})) sin(\omega t) (8)

 V_D is the DC input voltage to the MLI for each level and α_1 , α_2 _{........} α_{ai} are the triggering angles which must need to gratify the following condition:

$$
\alpha_1 < \alpha_2 < \dots \alpha_{ai} < \frac{\pi}{2} \tag{9}
$$

The nonlinear equation representing the fundamental voltage and harmonic voltages is shown below.

$$
\begin{array}{c}\n\cos{(\alpha_1)} + \cos{(\alpha_2)} + \dots + \cos{(\alpha_6)} = KV_1 \\
\cos{(5\alpha_1)} + \cos{(5\alpha_2)} + \dots + \cos{(5\alpha_6)} = 0 \\
\cos{(7\alpha_1)} + \cos{(7\alpha_2)} + \dots + \cos{(7\alpha_6)} = 0 \\
\cos{(11\alpha_1)} + \cos{(11\alpha_2)} + \dots + \cos{(11\alpha_6)} = 0\n\end{array}
$$
\n(10)

Here, $K = \pi/4V_D$. The Modulation index (MI) can be represented as:

$$
MI = \frac{V_1}{V_{max}} \tag{11}
$$

Here, $V_{\text{max}} = (V_{\text{level}} - 1)^* V_D/2$. In this paper, THD of output voltage is minimized through BWO, PSO and GWO algorithms. To prune the lower order harmonics from the system, the weighted THD (WTHD) of the output voltage is also considered and minimized through the above algorithms. The minimization of WTHD ensures the lowest value of voltage THD with negligible lower order harmonics and the optimum switching angles are obtained for the MLI operation. The output voltage THD and WTHD are expressed by,

$$
THD\% = \frac{\sqrt{\sum_{n=3,5...}^{39} V_n^2}}{V_1} * 100
$$
 (12)

$$
WTHD\% = \frac{\sqrt{\sum_{n=3,5...}^{17} \left(\frac{V_n^2}{n^2}\right)}}{V_1} * 100 \tag{13}
$$

In this case, V_1 is the fundamental output voltage and 'n' is the number of harmonics. Here, the WTHD is minimized up

to $17th$ order and the THD of output voltage is minimized considering up to 39th order and which is explained through FFT analysis.

E. ONLINE CONTROL SCHEME

In the proposed work, an online control scheme is developed for reduced MLI to provide low harmonic injection when connected to main grid. The same is verified through simulation model. To initiate the control action, the grid voltages are measured through voltage sensors and through PLL corresponding angle is measured.

The current is controlled using the inner loop and frequency is compared with the fundamental. The current error is processed through PI controller and the modulation index is obtained as shown in Fig[.5.](#page-4-2) The desired switching angles for minimum THD are calculated offline with different modulation indices (MI) using BWO algorithm as depicted in Fig[.6.](#page-4-3) The linear and nonlinear equations at each section of the curve are derived through the mixed model equation proposed in $[21]$. The same have been presented in equations (14) and [\(15\).](#page-5-1)

FIGURE 6. Switching angles vs modulation index graph for 13-level CSMLI.

For $0.55 \leq M I \leq 0.71$, the switching angles are:

$$
\alpha 1 = -103.4MI + 77.311
$$
\n
$$
\alpha 2 = -47.644MI + 56.633
$$
\n
$$
\alpha 3 = -49.282MI + 72.88
$$
\n
$$
\alpha 4 = -101.16MI + 117.76
$$
\n
$$
\alpha 5 = -94.147MI + 125.93
$$
\n
$$
\alpha 6 = -101.97MI + 139.93
$$
\n(14)

and for $0.72 \leq MI \leq 0.96$, the switching angles are:

$$
\alpha 1 = -343.83MI^{2} + 577.56MI - 236.22
$$
\n
$$
\alpha 2 = 284.02MI^{2} - 534.73MI + 259.95
$$
\n
$$
\alpha 3 = 269.1MI^{2} - 611.46MI + 324.84
$$
\n
$$
\alpha 4 = -87.243MI^{2} + 22.843MI + 73.156
$$
\n
$$
\alpha 5 = -214.51MI^{2} + 214.64MI + 13.112
$$
\n
$$
\alpha 6 = -621.02MI^{2} + 859.8MI - 225.69
$$
\n(15)

The modulation indices are varied from 0.55 to 0.96 as this is usually the working range for the converter. For the modulation index below 0.55, the overall THD can become out of the permissible range. These equations are set aside in the processor memory. The gate pulses for MLI are originated as per the stored data in processor memory to attain minimum voltage THD.

F. LOSS CALCULATION OF ASYMMETRICAL CSMLI

The inverter loss depends on conduction loss and switching loss of the power devices. In this paper, a 13-level asymmetrical CSMLI is implemented for PV-grid synchronization. The loss is calculated by considering a single phase 250 watt CSMLI with RL load and unequal voltage sources. To determine the MLI loss, following formulation is employed as per [\[12\]:](#page-10-11)

$$
MLI_{loss} = P_{conduction} + P_{switching}
$$
 (16)

Pconduction and *Pswitching* are the conduction loss and switching loss of the power switches respectively. Conduction loss of the power device can be determined by the overall conduction loss of the transistor and antiparallel diode which can by derived as,

$$
P_{conduction}
$$

=
$$
\frac{1}{T} \left[\int_{t1}^{t2} (V_{tr} + R_{tr} \beta I(t)) + (V_d + R_d \beta I(t)) I(t) dt \right]
$$

(17)

Here, *T* is the total conduction period of the switch. Conduction of the switch occurs between t_1 and t_2 . V_t and *V^d* are the on-state voltage drop across transistor and reverse conducting diode respectively. R_{tr} and R_d are the resistance of transistor and reverse diode respectively. Gain constant is represented by $β$ and I(t) is symbolized for instantaneous current which is 0.5A in the above mentioned MLI. From equation [\(17\),](#page-5-2) the total conduction loss is calculated to be 4.25 W.

Switching loss of the power device occurs during its turning on and turning off period which is determined by,

$$
P_{switching} = \frac{1}{T} \left[EN_{ON} n_{ON} + EN_{OFF} n_{OFF} \right] \tag{18}
$$

Energy loss during switching on and switching off are denoted by *ENON* and *ENOFF* respectively and the number of times a power switch getting on and off are denoted by n_{ON} and n_{OFF} respectively. These energy losses can be calculated by,

$$
En_{ON} = \frac{1}{6} \left[V_{pD} I_p T_{ON} \right] \tag{19}
$$

$$
En_{OFF} = \frac{1}{6} \left[V_{pD} I_p T_{OFF} \right] \tag{20}
$$

 V_{pD} is the voltage across each power switch before getting on or after getting off. *I^p* represents the current across the power switch during the above periods. The time taken by a power device to get on and off are represented by T_{ON} and T_{OFF} respectively. After putting the voltage and current values and times, the switching loss is calculated to be 0.012 W. From equation [\(16\),](#page-5-3) the overall power loss of the presented MLI is calculated to be 4.262 W.

III. BLACK WIDOW OPTIMIZATION

A new metaheuristic algorithm known as Black Widow Optimization (BWO) has been proposed by V. Hayyolalam and A.P Kazem in the year 2020 to solve the real-world problem. The mating process of Black Widow spiders and reproduction of their offspring is the main motivation to develop this algorithm. This algorithm has set a benchmark for solving real engineering problem with a greater accuracy as discussed in $[22]$. In order to find out the global optima, BWO algorithm has proved its efficiency in comparison to other existing population based algorithm. This algorithm has been initialized by randomly assigning the population known as widow. The assigned population is divided into two groups of parents based on procreating rate. The reproduction is started by the mating process in between the group of parents and as per the biological nature of Black widow spider, the male spider is consumed by the female spider during mating or after mating. The spider babies are reproduced, where stronger babies are survived and rest are consumed by the stronger group which is decided by the cannibalism rate. The following equations are developed for generating new offspring:

$$
off_1 = a * par_1 + (1 - a) * par_2
$$
 (21)

$$
off_2 = a * par_2 + (1 - a) * par_1
$$
 (22)

where par_1 and par_2 are treated as two group of parents and '*a*' is the randomly generated array with same length of parents. In this algorithm, the fitness function value decides the stronger population group. After determining the stronger group, mutation is carried out randomly to generate a new solution. The entire process is formulated and an algorithm has been developed to solve the optimization problem.

A. DESCRIPTION OF BWO ALGORITHM FOR CSMLI

For the design of three phase 13-level CSMLI, suitable triggering angles are evaluated using BWO algorithm that provides minimum THD and WTHD across output voltage. Here, the set of angles are acknowledged as the population size of the spider. The position vector of the spider is provided as $\alpha_i = [\alpha_{i1}, \alpha_{i1}, \ldots, \alpha_{im}]$. The best population group

which provides the optimum result is found out using the following steps:

- 1) Initialize the maximum iteration count, procreating rate, cannibalism rate and mutation rate.
- 2) The population or triggering angle matrix denoted by 'Trig' of size [k X i] is generated randomly between 0 to $\pi/2$ and vector '*a*' is initialized randomly of size 'i'.
- 3) In this step the fitness function is calculated for each set of population (triggering angles) using the following equations:

$$
f1 = min \frac{\sqrt{\sum_{n=3,5...}^{49} V_n^2}}{V_1}
$$
 (23)

$$
f2 = \min \frac{\sqrt{\sum_{n=3,5...}^{17} \frac{V_n^2}{n^2}}}{V_1}
$$
 (24)

- 4) Based on the fitness function values select the stronger population and stored in another matrix say 'Trig1'
- 5) The reproduction is started in this step. Two parents' matrices are selected from matrix 'Trig1' and the offspring are generated using equations (21) and (22) . From the new population, the stronger population are obtained based on the minimum fitness functions (eq.(23) and eq.(24)) value and rest are destroyed. The best population is now stored in matrix say 'Trig2'.
- 6) Mutation is started in this step. From the population matrix 'Trig1', positions of two randomly selected population vectors are exchanged and the new population is stored in 'Trig3'.
- 7) Now the population is updated by using the following equation:

$$
Trig = Trig2 + Trig3 \tag{25}
$$

- 8) The best solutions are obtained from the updated population matrix 'Trig' and displayed.
- 9) Termination condition: If maximum iteration is occurred then the entire process is stopped or returned to step 3.

IV. SIMULATION RESULTS AND COMPARITIVE STUDY

The simulation is carried out using grid connected reduced switch 13-level MLI. To get the desired triggering angles, MATLAB based program is used for BWO, GWO and PSO algorithms to achieve the lowest weighted THD and overall output voltage THD. The performance and results of these optimization algorithms are compared to verify the usefulness of the proposed BWO technique. Each phase of this inverter is energized from PV cell with proper isolation. The PV voltage is boosted up from 32.63 volts to 62.87 volts through boost converter. To provide multiple unequal DC sources across MLI, flyback converter develops voltages of ratings 122, 245 and 368 volts for MLI operation. The optimum switching angles are calculated for the modulation index (MI) range of 0.55 - 0.96 using all the above algorithms. For a typical

TABLE 2. Triggering angles obtained from BWO, GWO and PSO.

modulation index of 0.92, the calculated angles, WTHD and corresponding THD values are shown in Table [2.](#page-6-1)

Total Standing Voltage per unit (TSV_{PU}) of the presented MLI is calculated by,

Totalstandingvoltage of MILI	(26)	
maximumoutputvoltage	(26)	
$2V1 + 2(V1 + V2) + 2(V2 + V3) + 2V3$	$=$	$\frac{24V_D}{6V_D}$
(27)		

From the above calculation, TSV_{PU} of the 13 level CSMLI is computed to be 4. The cost factor and component level factor are also calculated by considering the number of components and TSV of the presented MLI according to the equation described in [\[23\].](#page-10-22)

$$
CF = S + S_n + S_D + S_c + S_{driv} + \alpha c * TSV_{PU} \qquad (28)
$$

Here, S_c , S_D , S_{driv} are the number of capacitors, diodes and driver circuits respectively used for the MLI and αc is the weight factor of the components which is taken as 0.5 and 1 according to $[23]$ for optimal calculation. The component level count depends on the output voltage level and it can be described by,

$$
CF_{level} = \frac{CF}{V_{level}}
$$
 (29)

The comparison study of the presented MLI in different aspects with existing MLI topologies is done and presented in Table [4.](#page-8-0) The boost converter output voltage and the flyback converter output voltages are shown in Figs. 7 (a) and 7 (b) respectively. The system is connected to a medium voltage grid of 1KV and 50Hz for verification. The grid connected MLI output voltage, converter current waveforms and synchronised voltage waveforms of MLI and grid output are

FIGURE 7. a) PV output voltage waveform with respect to time, (b) Output DC voltage waveform of Flyback converter.

FIGURE 8. (a) Grid connected line voltage waveform with respect to time. (b) Converter current waveform with respect to time (c) Synchronized voltages of MLI and grid.

FIGURE 9. Harmonic spectra for output line voltage waveform for modulation index 0.92 using (a) BWO, (b) GWO and (c) PSO algorithm.

FIGURE 10. (a) Comparative study of output voltage THD with respect to modulation index for BWO, GWO and PSO algorithm, (b) convergence vs iteration graph of BWO in comparison with GWO AND PSO algorithm, (c) Lowest THD VS time of operation for BWO, GWO and PSO algorithm.

displayed in Fig. [8.](#page-7-1) FFT analysis is performed for the above three Algorithms to perceive nth harmonic order voltages and the overall THD. The results are illustrated in Fig[.9.](#page-7-2)

A. COMPARISON STUDY BETWEEN BWO WITH GWO AND PSO ALGORITHMS FOR THE PROPOSED APPLICATION

The simulated output voltage THD is measured for different values of modulation indices, which is shown in Fig[.10 \(a\).](#page-7-3) It shows a gradual decrease with increasing modulation index for all the three methods. However, the THD obtained through BWO is lowest compared to the other two methods. The typical convergence characteristics for the objective

function with modulation index 0.92 are shown in Fig. $10(b)$. In this case, too, the proposed BWO technique shows better performance compared to the other two methods. In Fig. $10(c)$, the time taken to achieve the minimum voltage THD for all the three methods with same modulation index of 0.92 is shown, which also reflects the superiority of BWO technique over the others. In Table [3,](#page-8-1) different parameters along with lower order harmonic content computed through all the above three methods for typical two modulation indices of 0.6 and 0.92 are shown. From Table [3,](#page-8-1) it is also evident that the proposed BWO technique is more effective compared to GWO and PSO methods

TABLE 4. Comparison study of proposed MLI topology with existing MLI topologies.

FIGURE 11. (a) Pulse voltage of switch S1, (b) Pulse voltage of switch S2. (Scale: -Channel1: Y axis=5V/DIV.)

for the proposed application. The presented scheme with BWO algorithm is compared with other available switching schemes used for MLI operation and the results are tabulated in Table [4.](#page-8-0)

From TABLE[.4](#page-8-0) it can be observed that the presented topology exhibits lowest voltage THD in comparison to the existing schemes. This topology also exhibits minimum cost

TABLE 5. Component list.

factor than the equivalent level of MLI topologies which make this topology suitable for industrial application and grid integration.

IEEE Access®

FIGURE 12. (a) Line voltage and load current at normal loading, (b) Line voltage and load current at 50% increase of loading, (c) Phase voltage waveform.

V. EXPERIMENTAL RESULTS

To verify the proposed scheme experimentally, a 260-watt solar panel is used as a DC voltage source for a 13-level CSMLI as per configuration shown in Fig[.1.](#page-2-0) The inverter is designed with eight semiconductor switches. The performance of the reduced MLI is experimented with RL load. For recording the gate pulses, load voltage and current waveforms, and voltage harmonic spectrum, a DSO model no-TDS 2022B is used. The component list is provided in Table [5.](#page-8-2) The typical pulses of s1 and s2 are recorded and shown in Fig[.11.](#page-8-3)

The output line voltage output current with dynamic loading and phase voltage are recorded and shown in Fig[.12 \(a\),\(b\)](#page-9-1) and Fig[.12\(c\)](#page-9-1) respectively. The harmonics spectrum of the output voltage waveform at two different MIs of 0.92 and 0.6 are shown in Fig. 13 (a) and [\(b\)](#page-9-2) respectively.

From the FFT analysis graph of Fig. [13,](#page-9-2) it is observed that almost all the lower order harmonics up to 39th is removed

FIGURE 13. Output voltage harmonic spectrum (a) at modulation index 0.92 (b) at modulation index 0.6.

from the line voltage waveform for MI of 0.92 with the help of the proposed algorithm however for the MI of 0.6 some of the higher order harmonics are having larger magnitude which increases the THD. The laboratory setup is shown in Fig[.14.](#page-9-3)

FIGURE 14. Developed prototype in the laboratory.

VI. CONCLUSION

In this paper, a PV based scheme with cross switched multilevel inverter suitable for grid interconnection has been studied. The proposed scheme reduces the number of sources for developing desired output voltage level with low output voltage THD in comparison to other existing techniques. Three different metaheuristic algorithms have been tried for

the proposed application, out of which BWO algorithm has been proved to be more accurate compared to the others. Thus, the BWO algorithm has been used to obtain optimum switching angles for lowest output voltage THD and lowest weighted THD at different modulation indices. In this application, the output voltage THD and WTHD of the MLI has been reduced to 2.12% and 0.42% respectively at 0.92 modulation index. The resulted voltage THD is well below the limits specified in IEEE standard-519.The calculated angles have been stored in micro controller memory in the form of mixed model equations for online application. To verify the capability of this MLI, a 13-level CSMLI has been simulated for three phase system and an experimental set up has been developed. It has been observed that both simulation and experimental results corroborate with theoretical model developed. The proposed technique is simple and can be easily implemented for a practical system.

REFERENCES

- [\[1\] C](#page-0-0). A. Rojas, S. Kouro, M. A. Perez, and J. Echeverria, ''DC–DC MMC for HVdc grid interface of utility-scale photovoltaic conversion systems,'' *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 352–362, Jan. 2018, doi: [10.1109/TIE.2017.2714120.](http://dx.doi.org/10.1109/TIE.2017.2714120)
- [\[2\] S](#page-1-1). Mohanty, B. Subudhi, and P. K. Ray, ''A new MPPT design using grey wolf optimization technique for photovoltaic system under partial shading conditions,'' *IEEE Trans. Sustain. Energy*, vol. 7, no. 1, pp. 181–188, Jan. 2016, doi: [10.1109/TSTE.2015.2482120.](http://dx.doi.org/10.1109/TSTE.2015.2482120)
- [\[3\] Y](#page-1-2). Shi, R. Li, Y. Xue, and H. Li, ''High-frequency-link-based grid-tied PV system with small DC-link capacitor and low-frequency ripple-free maximum power point tracking,'' *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 328–339, Jan. 2016, doi: [10.1109/TPEL.2015.2411858.](http://dx.doi.org/10.1109/TPEL.2015.2411858)
- [\[4\] E](#page-1-3). Villanueva, P. Correa, J. Rodriguez, and M. Pacas, ''Control of a single-phase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems,'' *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4399–4406, Nov. 2009, doi: [10.1109/TIE.2009.2029579.](http://dx.doi.org/10.1109/TIE.2009.2029579)
- [\[5\] F](#page-1-4). Wu, X. Li, F. Feng, and H. B. Gooi, ''Modified cascaded multilevel gridconnected inverter to enhance European efficiency and several extended topologies,'' *IEEE Trans. Ind. Informat.*, vol. 11, no. 6, pp. 1358–1365, Dec. 2015, doi: [10.1109/TII.2015.2486623.](http://dx.doi.org/10.1109/TII.2015.2486623)
- [\[6\] R](#page-1-5). Agrawal and S. Jain, ''Multilevel inverter for interfacing renewable energy sources with low/medium- and high-voltage grids,'' *IET Renew. Power Gener.*, vol. 11, no. 14, pp. 1822–1831, Dec. 2017, doi: [10.1049/iet](http://dx.doi.org/10.1049/iet-rpg.2016.1034)[rpg.2016.1034.](http://dx.doi.org/10.1049/iet-rpg.2016.1034)
- [\[7\] B](#page-1-6). Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert, and B. Ozpineci, ''Modular cascaded H-bridge multilevel PV inverter with distributed MPPT for grid-connected applications,'' *IEEE Trans. Ind. Appl.*, vol. 51, no. 2, pp. 1722–1731, Mar. 2015, doi: [10.1109/TIA.2014.2354396.](http://dx.doi.org/10.1109/TIA.2014.2354396)
- [\[8\] K](#page-1-7). K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, ''Multilevel inverter topologies with reduced device count: A review,'' *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 135–151, Jan. 2016, doi: [10.1109/TPEL.2015.2405012.](http://dx.doi.org/10.1109/TPEL.2015.2405012)
- [\[9\] N](#page-1-8). Prabaharan and K. Palanisamy, ''Comparative analysis of symmetric and asymmetric reduced switch MLI topologies using unipolar pulse width modulation strategies,'' *IET Power Electron.*, vol. 9, no. 15, pp. 2808–2823, Dec. 2016, doi: [10.1049/iet-pel.2016.0283.](http://dx.doi.org/10.1049/iet-pel.2016.0283)
- [\[10\]](#page-1-9) E. Babaei, ''A cascade multilevel converter topology with reduced number of switches,'' *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 2657–2664, Nov. 2008, doi: [10.1109/TPEL.2008.2005192.](http://dx.doi.org/10.1109/TPEL.2008.2005192)
- [\[11\]](#page-1-10) P. R. Bana, K. P. Panda, and G. Panda, "Power quality performance evaluation of multilevel inverter with reduced switching devices and minimum standing voltage,'' *IEEE Trans. Ind. Informat.*, vol. 16, no. 8, pp. 5009–5022, Aug. 2020, doi: [10.1109/TII.2019.2953071.](http://dx.doi.org/10.1109/TII.2019.2953071)
- [\[12\]](#page-1-11) M. Farhadi Kangarlu and E. Babaei, "Cross-switched multilevel inverter: An innovative topology,'' *IET Power Electron.*, vol. 6, no. 4, pp. 642–651, Apr. 2013, doi: [10.1049/iet-pel.2012.0265.](http://dx.doi.org/10.1049/iet-pel.2012.0265)
- [\[13\]](#page-1-12) T. Chaudhuri and A. Rufer, "Modeling and control of the cross-connected intermediate-level voltage source inverter,'' *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2597–2604, Aug. 2010, doi: [10.1109/TIE.2009.2033486.](http://dx.doi.org/10.1109/TIE.2009.2033486)
- [\[14\]](#page-1-13) M. D. Siddique, M. Rawa, S. Mekhilef, and N. M. Shah, "A new cascaded asymmetrical multilevel inverter based on switched DC voltage sources,'' *Int. J. Electr. Power Energy Syst.*, vol. 128, Jun. 2021, Art. no. 106730, doi: [10.1016/j.ijepes.2020.106730.](http://dx.doi.org/10.1016/j.ijepes.2020.106730)
- [\[15\]](#page-1-14) N. A. Rahim, K. Chaniago, and J. Selvaraj, "Single-phase seven-level gridconnected inverter for photovoltaic system,'' *IEEE Trans. Ind. Electron.*, vol. 58, no. 6, pp. 2435–2443, Jun. 2011, doi: [10.1109/TIE.2010.2064278.](http://dx.doi.org/10.1109/TIE.2010.2064278)
- [\[16\]](#page-1-15) S. Luo, F. Wu, and K. Zhao, ''Modified single-carrier multilevel SPWM and online efficiency enhancement for single-phase asymmetrical NPC grid-connected inverter,'' *IEEE Trans. Ind. Informat.*, vol. 16, no. 5, pp. 3157–3167, May 2020, doi: [10.1109/TII.2019.2906248.](http://dx.doi.org/10.1109/TII.2019.2906248)
- [\[17\]](#page-1-16) R. N. Ray, D. Chatterjee, and S. K. Goswami, ''Harmonics elimination in a multilevel inverter using the particle swarm optimisation technique,'' *IET Power Electron.*, vol. 2, no. 6, pp. 646–652, Nov. 2009, doi: [10.1049/iet](http://dx.doi.org/10.1049/iet-pel.2008.0180)[pel.2008.0180.](http://dx.doi.org/10.1049/iet-pel.2008.0180)
- [\[18\]](#page-1-17) A. Routray, R. K. Singh, and R. Mahanty, ''Modified particle swarm optimization based harmonic minimization in hybrid cascaded multilevel inverter,'' in *Proc. IEEE Energy Convers. Congr. Expo.*, 2018, vol. 15, no. 8, pp. 5573–5578, doi: [10.1109/ECCE.2018.8558021.](http://dx.doi.org/10.1109/ECCE.2018.8558021)
- [\[19\]](#page-1-18) M. H. Etesami, N. Farokhnia, and S. Hamid Fathi, "Colonial competitive algorithm development toward harmonic minimization in multilevel inverters,'' *IEEE Trans. Ind. Informat.*, vol. 11, no. 2, pp. 459–466, Apr. 2015, doi: [10.1109/TII.2015.2402615.](http://dx.doi.org/10.1109/TII.2015.2402615)
- [\[20\]](#page-1-19) A. Routray, R. K. Singh, and R. Mahanty, ''Harmonic reduction in hybrid cascaded multilevel inverter using modified grey wolf optimization,'' *IEEE Trans. Ind. Appl.*, vol. 56, no. 2, pp. 1827–1838, Mar. 2020, doi: [10.1109/TIA.2019.2957252.](http://dx.doi.org/10.1109/TIA.2019.2957252)
- [\[21\]](#page-1-20) D. Chatterjee, ''A novel magnetizing-curve identification and computer storage technique for induction machines suitable for online application,'' *IEEE Trans. Ind. Electron.*, vol. 58, no. 12, pp. 5336–5343, Dec. 2011, doi: [10.1109/TIE.2011.2126539.](http://dx.doi.org/10.1109/TIE.2011.2126539)
- [\[22\]](#page-5-6) V. Hayyolalam and A. A. P. Kazem, "Black widow optimization algorithm: A novel meta-heuristic approach for solving engineering optimization problems,'' *Eng. Appl. Artif. Intell.*, vol. 87, Jan. 2020, Art. no. 103249, doi: [10.1016/j.engappai.2019.103249.](http://dx.doi.org/10.1016/j.engappai.2019.103249)
- [\[23\]](#page-6-3) P. Devalraju and C. Dhanamjayulu, "A novel 19-level asymmetrical multilevel inverter for dynamic voltage restorer applications,'' in *Proc. Innov. Power Adv. Comput. Technol. (i-PACT)*, Nov. 2021, pp. 1–7, doi: [10.1109/i-](http://dx.doi.org/10.1109/i-PACT52855.2021.9696912)[PACT52855.2021.9696912.](http://dx.doi.org/10.1109/i-PACT52855.2021.9696912)
- [\[24\]](#page-0-1) D. Prasad and C. Dhanamjayulu, ''Solar PV-fed multilevel inverter with series compensator for power quality improvement in gridconnected systems,'' *IEEE Access*, vol. 10, pp. 81203–81219, 2022, doi: [10.1109/ACCESS.2022.3196174.](http://dx.doi.org/10.1109/ACCESS.2022.3196174)
- [\[25\]](#page-0-1) V. Anand and V. Singh, "A 13-level switched-capacitor multilevel inverter with single DC source,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 2, pp. 1575–1586, Apr. 2022, doi: [10.1109/JESTPE.2021.3077604.](http://dx.doi.org/10.1109/JESTPE.2021.3077604)

RUPALI MOHANTY is currently pursuing the Ph.D. degree in electrical engineering with Jadavpur University, Kolkata, India. Her research interests include the design of converter circuits and optimization in power quality.

DEBASHIS CHATTERJEE received the M.Tech. degree in electrical engineering from the Indian Institute of Technology Kharagpur, India, in 1992, and the Ph.D. degree in electrical engineering from Jadavpur University, Kolkata, India, in 2005. He joined the Electrical Engineering Department, Jadavpur University, in 2002, where he is currently a Professor. His research interests include electrical machines, variable-speed drives, renewable energy generation, grid integration, electric vehicles, and power quality studies.

SATYAJIT MOHANTY was born in Cuttack, Orissa, India, in June 1988. He received the master's degree in the specialization of power electronics and drives from SOA University, in 2012, and the Ph.D. degree from the Department of Electrical Engineering, NIT Rourkela, in 2017. He is currently an Associate Professor with the Department of Electrical and Electronics Engineering, VIT Vellore, Vellore, Tamil Nadu, India. He has published articles in reputed journals, such

as IEEE TRANSACTIONS ON SUSTAINABLE ENERGY and IEEE TRANSACTIONS ON ENERGY CONVERSION. He has more than ten years of experience in both teaching and research. His research interests include solar photovoltaic systems and microgrids. He is a member of the Indian Society of Systems for Science and Engineering (ISSE), Bhubaneswar Chapter. He is a Reviewer of reputed journals, such as IEEE and IET.

SONAM SHRIVASTAVA received the B.E. degree in electrical and electronics engineering from the Bhilai Institute of Technology, Durg, India, and the M.Tech. and Ph.D. degrees in electrical engineering from the National Institute of Technology Rourkela, India, in 2014 and 2019, respectively. She is currently an Assistant Professor with the School of Electrical Engineering, Vellore Institute of Technology, Vellore. Her research interests include system and control, control of microgrids, PV systems, and smart grid control.

SANTANU KUMAR DASH received the B.Tech. degree in electronics engineering from the Biju Patnaik University of Technology, Rourkela, in 2011, the M.Tech. degree from Sambalpur University, Burla, India, in 2013, and the Ph.D. degree in electrical engineering from the National Institute of Technology Rourkela, India, in 2019. He is currently a Senior Assistant Professor with the TIFAC-CORE Research Center, Vellore Institute of Technology, Vellore, India. His research

interests include electric vehicles, grid-connected systems, distributed generations, and embedded system applications for power converter control.

SHIVAM PRAKASH GAUTAM (Member, IEEE) received the M.Tech. and Ph.D. degrees in electrical engineering from the National Institute of Technology, Raipur, India, in 2013 and 2017, respectively. He was a Postdoctoral Fellow with the Indian Institute of Technology, Bombay, India, from 2017 to 2019. From 2019 to 2022, he was an Assistant Professor with the Kalinga Institute of Industrial Technology, Bhubaneswar, India. Currently, he is an Associate Professor with the

Vellore Institute of Technology, Vellore, India. His research interest includes power electronic converters and their applications. He received the POSOCO Power System Award, in 2014, for his research work in the master's degree. One of his journal articles in *IET Power Electronics* also got the Best Paper Award, in 2019.

KISHORE BINGI (Member, IEEE) received the B.Tech. degree in electrical and electronics engineering from Acharya Nagarjuna University, India, in 2012, the M.Tech. degree in instrumentation and control systems from the National Institute of Technology Calicut, India, in 2014, and the Ph.D. degree in electrical and electronic engineering from Universiti Teknologi PETRONAS, Malaysia, in 2019. From 2014 to 2015, he was an Assistant Systems Engineer with TATA Consul-

tancy Services Ltd., India. From 2019 to 2020, he was a Research Scientist and a Postdoctoral Researcher with Universiti Teknologi PETRONAS, Malaysia. From 2020 to 2022, he was an Assistant Professor with the Process Control Laboratory, School of Electrical Engineering, Vellore Institute of Technology, India. Since 2022, he has been a Faculty Member with the Department of Electrical and Electronic Engineering, Universiti Teknologi PETRONAS. His research interests include developing fractional-order neural networks, including fractional-order systems and controllers, chaos prediction and forecasting, and advanced hybrid optimization techniques. He is an IET Member and a registered Chartered Engineer (C.Eng.) from the Engineering Council U.K.