

Received 10 October 2023, accepted 18 December 2023, date of publication 22 December 2023,
date of current version 28 December 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3346323

RESEARCH ARTICLE

Enabling an On-Demand Frequency Doubling Mechanism Through a Capacitively Loaded Miniaturized Diplexer

**KARIM CHEAYTO, ZAYNAB ATTOUN, (Graduate Student Member, IEEE),
YOUSSEF TAWK^{id}, (Senior Member, IEEE),
AND JOSEPH COSTANTINE^{id}, (Senior Member, IEEE)**

Electrical and Computer Engineering Department, Maroun Semaan Faculty of Engineering and Architecture, American University of Beirut,
Beirut 1107 2020, Lebanon

Corresponding author: Youssef Tawk (yatawk@ieee.org)

This work was supported in part by the American University of Beirut, University Research Board.

ABSTRACT This paper presents a diplexer design that generates a pair of fundamental and harmonic frequencies. The diplexer is based on a capacitively loaded resonator that is able to reconfigure its frequency pair with respect to capacitive loading. The system shows a fundamental and harmonic frequency pair of 5 GHz and 10 GHz without any capacitive loading and 2.5 GHz and 5 GHz when loaded with a 1pF/0.5 pF capacitor pair. The complete system is fabricated and tested where good agreement is obtained between the measured and computed results. The testing is performed for the two states of the diplexer, when the diplexer is unloaded and after loading it with the capacitor pairs. For both unloaded and loaded scenarios, the proposed design produces a maximum insertion loss of 0.6 dB with an isolation of at least 35 dB at the corresponding operational frequencies. The structure is also able to provide a minimum return loss of 25 dB at each port. The proposed diplexer is then integrated with a frequency doubler chip and the full system maintains an acceptable efficiency along with a high conversion gain of approximately 15 dB.

INDEX TERMS Diplexer, frequency doubling, resonators, miniaturization, capacitively loaded diplexer.

I. INTRODUCTION

The massive development of the Internet of Things has necessitated the design and implementation of new communication modules [1], [2], [3], [4] and sensing devices [5], [6], [7], [8], [9], [10], [11]. These devices are responsive to a variety of stimuli including human activity recognition [5], structural monitoring [6], and smart agriculture/farming [7]. In addition, the importance of wireless sensing in monitoring various parameters such as solar energy [8], biomarkers [9], humidity [10], or temperature [12] has been well established. All these Internet of Things devices that are implemented for communication or sensing may require diplexers at their core. Diplexers can be integrated in the design of tunable multifunction devices using silicone [12], or voltage-controlled

meta-structure using liquid crystal [13] for communication purposes. Moreover, they can be implemented in sensing using electromagnetically induced absorption structures [14].

The purpose of this work is to introduce a capacitively loaded miniaturized diplexer that finds its application in harmonic radars. Harmonic radars and transponder-based systems have been proposed to solve the issues related to single frequency sensing architectures [15]. More specifically, when a radar interrogates a transponder at a fundamental frequency of f_0 , the receiving transponder accepts the signal and transmits it back at a higher harmonic (mainly $2f_0$ [16]), which can be in turn detected by the original transmitting radar. Such technology [17] has advanced significantly since its emergence with many applications that can benefit from its implementation [18], [19], [20]. The adopted fundamental frequency varies depending on the application and technology. For example, the avalanche detector in [20]

The associate editor coordinating the review of this manuscript and approving it for publication was Shiwei Xia^{id}.

utilizes 0.917 GHz as a fundamental frequency whereas insect tracking applications [21], [22] operate using maritime radar frequencies ($f_0 \approx 9.4$ GHz) or at the ISM band (f_0 being 2.45, 5.8, or 5.9 GHz [23], [24]).

In this paper, a radio frequency resonator-based diplexer is proposed. Capacitively loading the diplexer enables its operation at a different frequency without modifying the structure’s electrical length. In addition, the diplexer is integrated with a frequency doubler to achieve an on-demand harmonic frequency generation. Hence, for every pair of capacitive loading with a capacitive ratio of 2, the diplexer generates a different fundamental frequency as well as its corresponding harmonic frequency.

The proposed diplexer relies on generating the harmonic frequency on an active integrated frequency multiplier chip. The choice of a multiplier chip instead of a Schottky diode enables the circuit to evade the high conversion losses of the diode and ensures that high-power levels can be achieved. As a result, in this paper, we present a radio frequency diplexer that features two states of operation. The first state occurs when the diplexer is unloaded by any capacitor, thus ensuring an operation at 5 GHz and 10 GHz. The second state is when a pair of capacitors are integrated within the diplexer circuit. Such integration enforces the diplexer to operate over a lower frequency along its harmonic. Hence, this system is triggered by a variety of capacitive loading pairs and exhibits its detection through a generation of a unique fundamental frequency along its harmonic.

the generation of the fundamental as well as the first harmonic. Fig. 1(a) shows the detailed design of the presented diplexer where Z_1 is the impedance of the transmission line with a width of 0.92 mm and fed by port 1 and it is connected to output port 2. Z_2 is the impedance of the transmission line with a width of 1.26 mm and connected to the output port 3. The two output ports (ports 2 and 3) are connected to the core element through transmission lines of varying characteristic impedances. The choice of the appropriate impedances is tailored to achieve good matching at each output port and to enable an on-demand frequency generation. To that extent, this proposed modified topology reduces the number of resonators while maintaining the proper filtering properties of the structure.

The diplexer is designed using the dielectric substrate RO4003C with a dielectric constant of 3.55, a thickness of 0.81 mm, and a loss tangent of 0.0027. Port 1 is the common port and must be strongly coupled to ports 2 and 3 at f_0 and $2f_0$, respectively. Ports 2 and 3 must always be isolated at both frequencies. In addition, it is important to note that the locations of the three ports around the resonator are optimized. By tuning the distances of the ports from the edges of the resonator (i.e., x_1 , x_2 , and x_3 in Fig. 1(a)), a desired operating pair of frequencies can be achieved while ensuring strong coupling and suppression of the desired modes simultaneously. In this work, we have determined $x_1 = 1.88$ mm, $x_2 = 2.59$ mm, and $x_3 = 4.25$ mm. The detailed dimensions of the various parts that compose the diplexer are also included in the layout of the structure in Fig. 1(a). It is important to note that all the physical dimensions are varied iteratively until an acceptable behavior is obtained. More specifically, the main goal is to ensure that port 1 is simultaneously matched at 5 GHz and 10 GHz whereas ports 2 and 3 are matched at 5 GHz and 10 GHz respectively. Also, ports 1 and 2 are coupled at 5 GHz; ports 1 and 3 are coupled at 10 GHz while simultaneously ensuring that ports 2 and 3 are isolated at both frequencies.




FIGURE 1. (a) The detailed dimensions of the proposed diplexer structure to sustain frequency doubling generation, (b) The corresponding fabricated prototype.

II. PROPOSED DIPLEXER DESIGN

The proposed RF diplexer is composed of one single common resonator section that is designed to ensure frequency operation at f_0 and $2f_0$ [25]. The diplexer is a modified stepped impedance resonator with a simplified topology composed of only two transmission lines. The modified topology is incorporated to ensure that it achieves a reconfigurable response when loaded by a capacitive load. In fact, the variable impedance resonator with the modified impedances and dimensions achieves similar performance as the half-wavelength stepped impedance resonator. In this case, the impedance ratio $k = Z_2/Z_1$ is > 1 , which guarantees

A. SENSING THE CAPACITIVE LOADS

The diplexer is loaded at the resonator’s edge with two capacitors (C_1 , C_2) to study their effect. To ensure that the structure operates at exactly f_0 and $2f_0$, the ratio C_2/C_1 is enforced to be always equal to 2. The two capacitors (C_1 , C_2) are integrated along the two open ends of the structure as also highlighted in Fig. 1(a). The grounding of the two integrated capacitors is done through three 0.2 mm diameter vias that connect the circuit to the substrate’s bottom ground layer. The diplexer in the unloaded scenario is designed by accounting for the metallic pad along the three 0.2 mm diameter vias that are used to ground one end of the two integrated chip capacitors. Accordingly, the corresponding parasitic capacitance is accounted for during the design process of the unloaded structure. Fig. 2(a) shows the simulated transmission coefficients between port 1 and port 2 while Fig. 2(b) shows the transmission coefficients between port 1 and port 3. These transmission coefficients are generated




FIGURE 2. (a) The transmission coefficients for different load capacitor values between ports 1 and 2, and (b) ports 1 and 3.

after loading the diplexer with different values of capacitors. It can be noticed that capacitive loading results in lowering the structure's frequency of operation. For example, loading the diplexer with $C_1 = 0.5$ pF and $C_2 = 1$ pF decreases its operating frequency from 5 GHz and 10 GHz to 2.5 GHz and 5 GHz, thus reducing it by half. In addition, the transmission coefficient results indicate that the higher the capacitance values are, the lower the frequencies become. Accordingly, by varying the pair of capacitors an on-demand generation of different fundamental and harmonic frequencies is achieved. The operation of the proposed diplexer is validated under the two modes of operation shown in Fig. 3. More specifically, it is tested when it is kept open without any capacitive loading and after integrating the two capacitor pairs of 0.5 pF and 1 pF. Accordingly, one diplexer is fabricated for testing as shown in Fig. 1(b). The comparison between the simulated and measured S-parameters are presented in Fig. 4. More specifically, Fig. 4(a) shows the various S-parameters when the diplexer is not loaded by any capacitors. The diplexer operates at 5 and 10 GHz with almost complete transmission between port 1 and port 2 at 5 GHz while this behavior is obtained between port 1 and port 3 at 10 GHz. On the other hand, Fig. 4(b) shows the comparison between the simulated and measured S-parameters after loading it with the (0.5 pF, 1 pF) capacitors pairs.

The structure retains its functionality while shifting its frequency of operation to 2.5 and 5 GHz, respectively. Hence, by monitoring the operational frequencies of the diplexer, the capacitive pair loading can be deduced. The agreement between the simulated and measured results proves the

validity of the proposed approach in achieving a miniaturized diplexer through a capacitive loading effect. It is important to note that the fabricated diplexer shows similar measured performance behavior to the data presented in Fig. 2 for the different values of the pair of capacitors.

A comparison between the proposed diplexer herein and commercially available ones is summarized in Table 1(a). In addition, Table 1(b) compares the work presented in this paper and other recent work available in the literature. Such comparison considers various parameters including the operational frequencies, the insertion loss of the design as well as the corresponding return loss, and the adopted technology used in the fabrication of the prototype. It is important to note that the proposed design stands in its ability to achieve an on-demand frequency doubling by reconfiguring its capacitive loads. Such capacitive loading also achieves a miniaturized design in comparison to an unloaded structure operating at the same span of frequencies.




FIGURE 3. The two investigated modes of operation of the proposed diplexer: (a) Unloaded state, (b) Loaded with a capacitor pair of 0.5 pF and 1 pF.

III. FREQUENCY DOUBLING SENSING

To further validate the operation of the proposed capacitively loaded miniaturized diplexer, a frequency doubler is connected between the two output ports of the design presented in section II. The corresponding frequency doubler chip used in this work is "XX1002-QH" from MACOM [29]. This chip combines an active doubler with an output buffer amplifier that delivers constant power over a range of input powers. The integrated frequency doubler requires a single positive bias supply of 5V. Fig. 5(a) shows the complete circuitry consisting of the proposed diplexer and the chip's landing pads along with the biasing network needed to supply the required DC current.

The design of the diplexer along with the integration of the frequency doubler chip were performed using ADS Keysight electromagnetic simulation and co-simulation in the layout. The integrated chip consists of three working ports: RF input, RF output, and a biasing port. The rest of the pins are grounded. To connect the frequency doubler to the diplexer, extensions of ports 2 and 3 are carefully designed and their line widths are optimized to maintain a 50 Ω matching at the end of lines after adding the chip. These multi-section

TABLE 1. The comparison of the proposed design with (a) commercial diplexers and (b) available diplexers in the literature.

(a)						
Reference	Low-Pass Port (GHz)	High-Pass Port (GHz)	Return Loss (dB)	Insertion Loss (dB)	Isolation (dB)	Reconfigurable
ZDSS-5G6G [26]	DC-5	6-20	8	3	20	No
AE4300 [27]	DC-4.3	4.7-9	10.88	1	50	No
DPX162690DT [28]	1.88-1.92	2.496-2.69	16.5	1.2	13.4	No
Our Work	2-3/4-5.5	4-6/8-11	25	0.6	35	Yes

(b)					
Reference	Center Frequency (GHz)	Reconfigurable	Insertion Loss (dB)	Return Loss (dB)	Technology
[30]	1.8 / 2.1	No	0.7	23	Waveguide
[31]	1.5 / 2.7	No	1.5	20	Multi-layer PCB
[32]	1.51, 2.41 / 1.92, 2.85	No	0.55	15	PCB
Our Work	5, 10 / 2.5, 5	Yes	0.6	25	PCB

transmission lines are optimized to ensure a good matching for the two cases when the diplexer is unloaded and then loaded with $C_1 = 0.5$ pF and $C_2 = 1$ pF capacitors. The corresponding fabricated circuit is presented in Fig. 5(b).

In the proposed overall design, port 1 connects to the diplexer’s input, through which the fundamental signal is injected into the circuit. Due to the strong coupling between ports 1 and 2 of the diplexer, the injected fundamental signal f_0 reaches port 2. Subsequently, it goes through the doubler chip and generates the second harmonic which reaches port 3. At the second harmonic frequency, $2f_0$, ports 3 and 1 are strongly coupled. Accordingly, the second harmonic signal reaches port 1 and is extracted from the diplexer. The smooth signal transmission also relies on the strong suppression of the fundamental and second harmonics between ports 2 and 3 of the diplexer.

As illustrated in the fabricated prototype shown in Fig. 5(b), there is only one port handling both the receiving and transmitting signals. A scattering parameter measurement is first carried out at this port to ensure that impedance matching is maintained at the corresponding frequencies after incorporating the frequency doubler with and without the two integrated capacitors. In fact, when the diplexer is loaded with 0.5 pF and 1 pF, port 1 is always matched at 2.5 GHz and 5 GHz with an S_{11} magnitude of -10.81 dB and -10.53 dB respectively. On the other hand, when the diplexer is open (no capacitors connected), port 1 remains matched at 10 GHz but is no longer matched at the fundamental frequency of 5 GHz. The diplexer is perfectly matched at 4.45 GHz and 8.9 GHz with a reflection coefficient of -24.5 dB and -21 dB. These two frequencies become the new operating frequencies when (1) no capacitors are connected to the diplexer and when (2) the diplexer is connected to the frequency doubler chip.

Since one port is shared by the transmitting and receiving signals, a directional coupler is necessary to detect the output second-harmonic power level during testing. Fig. 5(c) displays the block diagram of the measurement setup including the power transfer at the two frequencies. The signal generator connects to port 2 of the bi-directional coupler where the signal at the fundamental frequency f_0 is generated. This signal reaches port 1 of the coupler which is connected to the input port of the diplexer. The diplexer’s




FIGURE 4. The simulated and measured S-parameters of the proposed diplexer: (a) when no capacitors are connected (b) with $C_1 = 0.5$ pF and $C_2 = 1$ pF.

doubler chip generates the second harmonic signal $2f_0$ and is coupled to port 3 of the coupler, which is in turn connected to the spectrum analyzer where the generated second-harmonic power level is displayed. The experimental realized setup is presented in Fig. 5(d) where a 20 dB directional coupler operating between 1 GHz and 20 GHz is employed to carry the measurements. It is important to mention that the frequency doubler requires a minimum of -3 dBm of input RF power. This measurement is performed to validate the operation of the proposed design in sensing applications such as harmonic radar for both the unloaded and loaded scenarios.




FIGURE 5. (a) The layout of the diplexer with the integrated frequency doubler (Dimensions: $w_1 = 1.18$, $w_2 = 1.9$, $w_3 = 2.16$, $w_4 = 1.7$, $w_5 = 1.15$, $w_6 = 1.63$, in mm), (b) The corresponding fabricated prototype, (c) The diagram for testing the operation of the proposed diplexer, (d) The corresponding experimental setup, (e) The spectrum analyzer display for a -3 dBm input power at 4.45 GHz when the diplexer is not loaded, (f) at 2.5 GHz when the diplexer is loaded.

Fig. 5(e) illustrates the spectrum analyzer display when a -3 dBm fundamental frequency signal is injected into the proposed diplexer. More specifically, when no capacitors are connected to the diplexer, a harmonic signal with a power level of -8.8 dBm is observed at 8.9 GHz while a -38 dBm signal is observed at the fundamental frequency of 4.45 GHz. On the other hand, when the diplexer is loaded with $C_1 = 0.5$ pF and $C_2 = 1$ pF capacitors, the harmonic signal power at 5 GHz is -8 dBm and the fundamental signal power is -27 dBm at 2.5 GHz as shown in Fig. 5(f). Such performance proves that this diplexer is triggered by the capacitive loading that is translated into a shift in frequencies. A conversion gain of almost 15 dB is achieved for both investigated scenarios. This is obtained by including the coupling coefficient of the coupler used in the experimental setup along with all the insertion losses of the coupler and the RF cables in addition to the reflection coefficient at the input of the coupler at the corresponding frequencies.

IV. CONCLUSION

In this paper, a new radio frequency diplexer that leverages capacitive loading as a trigger to shift its fundamental and harmonic frequencies is presented. The diplexer is designed to enable an on-demand generation of second harmonic frequencies from an integrated frequency doubler chip. This behavior is achieved by loading the proposed diplexer with a

pair of capacitors. These two capacitors must retain a ratio of 2 to ensure the appropriate functioning of the overall system. To prove the validity of the design in sensing applications such as harmonic radars, an active frequency doubler chip is integrated into the proposed capacitively loaded diplexer. The design is fabricated and tested where good agreement is found between the simulated and measured data.

REFERENCES

- [1] X. Ding, B. Yu, Y. Ye, H. Yu, Z. Xu, and Q. Jane Gu, "An FDD-based full-duplex sub-THz interconnect with data-rate of 22.6 Gb/s and energy-efficiency of 1.58 pJ/bit," in *Proc. 46th Int. Conf. Infr., Millim. THz Waves (IRMMW-THz)*, Chengdu, China, Aug. 2021, pp. 1–2.
- [2] K. Dens, J. Vaes, C. Bluemm, G. Guimaraes, B. Gungor, C. Xie, A. Dyck, and P. Reynaert, "A 100-Gb/s 3-m dual-band PAM-4 dielectric waveguide link with 1.9 pJ/bit/m efficiency in 28-nm CMOS," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, San Diego, CA, USA, Jun. 2023, pp. 13–16.
- [3] J. O. García, J. C. M. Lermas, S. Cogollos, V. E. Boria, and M. Guglielmi, "Waveguide quadruplet diplexer for multi-beam satellite applications," *IEEE Access*, vol. 8, pp. 110116–110128, 2020.
- [4] Q. Wu, F. Yang, Y. Yang, and X. Shi, "Dual-polarized diplexer using turnstile junction," *IEEE Trans. Microw. Theory Techn.*, vol. 69, no. 8, pp. 3804–3810, Aug. 2021.
- [5] V. Bianchi, M. Bassoli, G. Lombardo, P. Fornacciarri, M. Mordonini, and I. De Munari, "IoT wearable sensor and deep learning: An integrated approach for personalized human activity recognition in a smart home environment," *IEEE Internet Things J.*, vol. 6, no. 5, pp. 8553–8562, Oct. 2019.
- [6] P. Barsocchi, P. Cassara, F. Mavilia, and D. Pellegrini, "Sensing a city's state of health: Structural monitoring system by Internet-of-Things wireless sensing devices," *IEEE Consum. Electron. Mag.*, vol. 7, no. 2, pp. 22–31, Mar. 2018.
- [7] N. Ahmed, D. De, and I. Hussain, "Internet of Things (IoT) for smart precision agriculture and farming in rural areas," *IEEE Internet Things J.*, vol. 5, no. 6, pp. 4890–4899, Dec. 2018.
- [8] D. Dondi, A. Bertacchini, D. Brunelli, L. Larcher, and L. Benini, "Modeling and optimization of a solar energy harvester system for self-powered wireless sensor networks," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2759–2766, Jul. 2008.
- [9] J. Coosemans, M. Catrysse, and R. Puers, "A readout circuit for an intra-ocular pressure sensor," *Sens. Actuators A, Phys.*, vol. 110, nos. 1–3, pp. 432–438, Feb. 2004.
- [10] Y. Feng, L. Xie, Q. Chen, and L.-R. Zheng, "Low-cost printed chipless RFID humidity sensor tag for intelligent packaging," *IEEE Sensors J.*, vol. 15, no. 6, pp. 3201–3208, Jun. 2015.
- [11] J. Tan, M. Sathyamurthy, A. Rolapp, J. Gamez, E. Hennig, E. Schäfer, and R. Sommer, "A fully passive RFID temperature sensor SoC with an accuracy of ± 0.4 °C (3σ) from 0 °C to 125 °C," *IEEE J. Radio Freq. Identificat.*, vol. 3, no. 1, pp. 35–45, Mar. 2019.
- [12] S. Liao, Z. Qiao, J. Sui, and H. Zhang, "Multifunctional device for circular to linear polarization conversion and absorption," *Annalen Physik*, vol. 535, no. 7, Jul. 2023, Art. no. 2300195.
- [13] Z. Qiao, W. Zhang, Y. P. Li, B. X. Li, and H. F. Zhang, "Frequency reconfigurable and multifunctional metastructure regulated by nematic liquid crystal: Broadband circular to linear polarization converter," *Annalen Physik*, vol. 535, no. 5, 2023, Art. no. 2300030.
- [14] L. Zeng, B.-X. Li, and H.-F. Zhang, "Nonreciprocal electromagnetically induced unidirectional absorption based on the quasi-periodic metastructure and its application for permittivity sensing," *IEEE Trans. Instrum. Meas.*, vol. 72, pp. 1–12, 2023.
- [15] S. Mondal and P. Chahal, "A passive harmonic RFID tag and interrogator development," *IEEE J. Radio Freq. Identificat.*, vol. 3, no. 2, pp. 98–107, Jun. 2019.
- [16] K. Rasilainen, J. Ilvonen, J.-M. Hannula, and V. Viikari, "Designing harmonic transponders using lumped-component matching circuits," *IEEE Antennas Wireless Propag. Lett.*, vol. 16, pp. 246–249, 2017.
- [17] J. G. Vogler, D. J. Maquire, and A. E. Steinhauer, "DINADE—A new interrogation, navigation and detection system," *Microw. J.*, vol. 10, no. 6, pp. 2–6, Jun. 1967.
- [18] E. T. Cant, A. D. Smith, D. R. Reynolds, and J. L. Osborne, "Tracking butterfly flight paths across the landscape with harmonic radar," *Proc. Roy. Soc. B, Biol. Sci.*, vol. 272, no. 1565, pp. 785–790, Apr. 2005.

- [19] B. G. Colpitts and G. Boiteau, "Harmonic radar transceiver design: Miniature tags for insect tracking," *IEEE Trans. Antennas Propag.*, vol. 52, no. 11, pp. 2825–2832, Nov. 2004.
- [20] RECCO Rescue System. *A System for Locating Avalanche Victims*. Recco AB, Lidingö, Sweden. Accessed: Jan. 2023. [Online]. Available: <http://www.recco.com/about>
- [21] J. R. Riley and A. D. Smith, "Design considerations for an harmonic radar to investigate the flight of insects at low altitude," *Comput. Electron. Agricult.*, vol. 35, nos. 2–3, pp. 151–169, Aug. 2002.
- [22] Z.-M. Tsai, P.-H. Jau, N.-C. Kuo, J.-C. Kao, K.-Y. Lin, F.-R. Chang, E.-C. Yang, and H. Wang, "A high-range-accuracy and high-sensitivity harmonic radar using pulse pseudorandom code for bee searching," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 1, pp. 666–675, Jan. 2013.
- [23] H. Aumann, E. Kus, B. Cline, and N. W. Emanetoglu, "A low-cost harmonic radar for tracking very small tagged amphibians," in *Proc. IEEE Int. Instrum. Meas. Technol. Conf. (I2MTC)*, Minneapolis, MN, USA, May 2013, pp. 234–237.
- [24] D. Psychoudakis, W. Moulder, C.-C. Chen, H. Zhu, and J. L. Volakis, "A portable low-power harmonic radar system and conformal tag for insect tracking," *IEEE Antennas Wireless Propag. Lett.*, vol. 7, pp. 444–447, 2008.
- [25] C.-F. Chen, T.-Y. Huang, C.-P. Chou, and R.-B. Wu, "Microstrip diplexers design with common resonator sections for compact size, but high isolation," *IEEE Trans. Microw. Theory Techn.*, vol. 54, no. 5, pp. 1945–1952, May 2006.
- [26] *Suspended Substrate Diplexer*. Accessed: Oct. 2023. [Online]. Available: <https://www.minicircuits.com/WebStore/dashboard.html?model=ZDSS-5G6G-S%2B>
- [27] *DC-4300/4700-9000 MHZ DIPLEXER*. Accessed: Oct. 2023. [Online]. Available: <https://anatechelectronics.com/dc-4300-4700-9000-mhz-diplexer.html>
- [28] *Multilayer Diplexer*. Accessed: Oct. 2023. [Online]. Available: https://product.tdk.com/en/search/RF/RF/diplexer/info?part_no=DPX162690DT-8039B1
- [29] *Active Doubler*. Accessed: Oct. 2023. [Online]. Available: <https://www.macom.com/products/product-detail/XX1002-QH>
- [30] Z. Qi, X. Li, and J. Zeng, "Wideband diplexer design and optimization based on back-to-back structured common port," *IEEE Microw. Wireless Compon. Lett.*, vol. 28, no. 4, pp. 320–322, Apr. 2018, doi: 10.1109/LMWC.2018.2805880.
- [31] L. Yang and R. Gómez-García, "Multilayer microstrip closely-spaced-channel wideband diplexer with highly selective fourth-order filtering responses," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 9, pp. 3769–3773, Sep. 2022, doi: 10.1109/TCSII.2022.3173910.
- [32] R. Gómez-García, J.-M. Muñoz-Ferreras, L. Yang, and D. Psychogiou, "Contiguous-channel dual-band balanced diplexer," *IEEE Microw. Wireless Compon. Lett.*, vol. 29, no. 5, pp. 318–320, May 2019, doi: 10.1109/LMWC.2019.2904396.



YOUSSEF TAWK (Senior Member, IEEE) received the Bachelor of Engineering degree (Hons.) from Notre Dame University, Louaize, in Fall 2006, the master's degree in electrical and computer engineering from the American University of Beirut (AUB), Lebanon, in 2007, and the Ph.D. degree from The University of New Mexico, Albuquerque, NM, USA, in 2011. He is currently an Associate Professor with the ECE Department, AUB. Throughout his education and career, he has received many awards and honors, such as the 2021 IEEE Donald Dudley Jr. Teaching Award from the IEEE Antennas and Propagation Society, the Science and Technology Innovation Award for his patents on deployable and 3D printed antenna systems, in 2020, on reconfigurable filtennas, in 2018, and on innovating optically controlled antenna systems, in 2014. In addition, he received the IEEE Albuquerque Chapter Outstanding Graduate Award, in 2011. He has been an Associate Editor of *Microwave and Optical Technology Letter* (Wiley), since September 2019, and an Associate Editor of *IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION*, since September 2022. He has more than 180 IEEE journals and conference papers many of which received finalist positions and honorable mentions in several paper contests. He is the coauthor of two books and two book chapters and a co-inventor of nine provisional and full U.S. patents. His research interests include antennas and modern communication systems for the IoT, 5G and beyond, reconfigurable antennas and RF systems for microwave and millimeter-wave applications, cognitive radio, optically controlled antennas and RF components, phased antenna arrays, and reconfigurable phase shifters based on advanced additive manufacturing techniques.



JOSEPH COSTANTINE (Senior Member, IEEE) received the bachelor's degree from the Faculty of Engineering (Second Branch), Lebanese University, the master's (M.E.) degree from the American University of Beirut (AUB), and the Ph.D. degree from The University of New Mexico, in 2009. He is currently an Associate Professor with the Electrical and Computer Engineering Department and the Director of the Qatar Scholarship-Education Above All Program with AUB. He has been a World Economic Forum Young Scientist, since 2020. He has 12 provisional and full U.S. patents. He has published so far two books, two book chapters, and more than 180 journals and conference papers. His research interests include reconfigurable antennas, cognitive radio, RF energy harvesting systems, antennas and rectennas for the IoT devices, RF systems for biomedical devices, the wireless characterization of dielectric material, and deployable antennas for small satellites. He received many awards and honors throughout his career, including the 2008 IEEE Albuquerque Chapter Outstanding Graduate Award, the three-year (2011–2013) Summer Faculty Fellowship with Kirtland's Space Vehicles Directorate in NM, USA, the 2017 first prize at the Idea-Thon of International Healthcare Industry Forum, the 2019 Excellence in Teaching Award from AUB, the 2018 and 2020 STC Science and Technology Innovation Awards, and the 2020 Distinguished Young Alumni Award from the School of Engineering, The University of New Mexico. He has been an Associate Editor of *IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS*, since July 2018, and an Associate Editor of *IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION*, since September 2022.



KARIM CHEAYTO received the Bachelor of Engineering degree in communications and electronics engineering from Beirut Arab University (BAU), in 2020, and the Master of Engineering degree in electrical and computer engineering from the American University of Beirut, in 2023. He is currently a Hardware and PCB Layout Engineer for data center RF testing equipment. His research interests include wireless sensing, RFID, and harmonic radar systems.



ZAYNAB ATTOUN (Graduate Student Member, IEEE) received the B.Sc. degree in communications and electronics engineering from Beirut Arab University (BAU), Tripoli, Lebanon, in 2019, and the Master of Engineering degree in radio frequency engineering from the American University of Beirut (AUB), Beirut, Lebanon, in 2021, where she is currently pursuing the Ph.D. degree. Her main research interests include electromagnetic sensors for biomedical applications, microwave filters, and stretchable reconfigurable RF circuits.