

RESEARCH ARTICLE

GaN Monolithic PWM Generator With Dynamic Offset Compensation

KATIA SAMPERI¹, (Graduate Student Member, IEEE), NUNZIO SPINA²,
ALESSANDRO CASTORINA², ANTOINE PAVLIN³, SALVATORE PENNISI¹, (Fellow, IEEE),
AND GIUSEPPE PALMISANO¹, (Senior Member, IEEE)

¹Department of Electrical Electronic and Computer Engineering, University of Catania, 95125 Catania, Italy

²STMicroelectronics, 95121 Catania, Italy

³STMicroelectronics, 10366 Rousset, France

Corresponding author: Salvatore Pennisi (salvatore.pennisi@unict.it)

This work was supported by the Electronic Components and Systems for European Leadership (ECSEL) European Project “Gallium Nitride for Advanced Power Applications (GaN4AP),” ECSEL Joint Undertaking (JU), under Grant 101007310.

ABSTRACT The first fully integrated GaN pulse width modulation (PWM) generator for power conversion applications is presented in this paper. The solution is implemented in a 0.5- μm technology, avoiding additional pins and external capacitors for sawtooth signal generation while providing high accuracy. Indeed, the large GaN process spreads are addressed through an innovative dynamic offset compensation approach whose clock signal takes advantage of the PWM signal itself. The proposed PWM generator adopts a 6-V power supply and includes a 2⁵ digital divider to set the PWM frequency at 500 kHz and the minimum and maximum duty cycles at 6% and 94%, respectively. Experimental results on integrated prototypes validated the correct circuit functionality over the temperature range from -40°C to 120°C . As a main achievement, this work demonstrates effective all-GaN integration of complex mixed analog and digital circuits, thus representing a significant advancement in the approaches to overcome the main limitations of GaN devices and enable fully integrated signal processing implementation.

INDEX TERMS GaN Pulse width modulation generator, GaN ICs, GaN power converters, GaN control circuit, GaN technology.

I. INTRODUCTION

Gallium nitride (GaN) technology is becoming very popular in the power electronics community because it allows for increasing both efficiency and performance while reducing system dimensions [1], [2], [3]. GaN, as a wide bandgap material, can withstand higher voltages with lower area occupation than silicon counterpart. In addition, the GaN/AlGaIn heterojunction results in the formation of the two-dimensional electron gas inside the GaN layer, which has high mobility and allows high-frequency operation [4]. For this reason, GaN high electron mobility transistors are naturally on (depletion-mode or D-HEMTs), and only subsequently normally-off or enhancement-mode transistors

The associate editor coordinating the review of this manuscript and approving it for publication was Vittorio Camarchia¹.

(E-HEMTs) have been devised for power consumption and reliability reasons. To this end, the most common approach uses a p-GaN gate over a normally-on structure [5].

The promising GaN HEMT properties, especially for RF and power applications, have pushed up the development of low-power GaN devices along with GaN high-power technology to enable the fabrication of all-GaN integrated circuits (ICs) that include both control circuitry and power section. This is required to further reduce parasitics and losses and to increase operating frequency. Several experimental studies have been conducted to validate the possibility of GaN monolithic integration, incorporating functionalities such as driver, overcurrent protection, galvanic isolation, soft start-up, and PWM control [6], [7], [8], [9], [10], [11], [12], [13], [14], [15], [16], [17], [18]. Among these functions, PWM generation is one of the most important. It provides a pulse width

modulated signal, V_{PWM} , whose duty cycle is related to the voltage, V_{RECT} , which is the dc-dc converter output. The goal of duty cycle modulation is to keep V_{RECT} constant regardless of process, voltage, and temperature (PVT) variations.

State-of-the-art PWM generators in GaN technology invariably use external components to provide a sawtooth wave. This approach is expensive both in terms of area and power consumption and increased manufacturing costs. Moreover, it requires a GaN IC with a high drive capability, and offset compensation is not pursued, which is highly desirable to overcome the typical limitations of the GaN technology [16], [17], [18].

This study focuses on the design and validation of an on-chip high-accuracy GaN PWM generator, which offers advantages in terms of area occupation and cost because no external components are required and solves the problem of process parameter spread using an innovative dynamic offset compensation approach. The circuit was designed to be embedded in a fully integrated GaN galvanic isolation interface, shown in Fig. 1, which consists of two chips and exploits planar micro-antennas for data communication [19]. The PWM generator, which is only briefly described in [19], is a complex mixed-signal circuit employing several building blocks that are accurately specified and analyzed in this paper. Specifically, Sec. II describes the proposed solution and its operating principle. Details of the analog and digital subsections are discussed in Sec. III, highlighting design trade-offs and the main simulation results. Sec. IV presents the experimental measurements validating the proposed approach. Finally, conclusions are drawn in Sec. V.

II. THE PROPOSED SOLUTION

It is well known that the duty cycle of a PWM generator is related to its input voltage level. Specifically, it must decrease (increase) if the converter output voltage exceeds (falls below) the desired value.

PWM generators conventionally exploit an integrator to provide a triangle-wave signal and a comparator with a variable threshold to generate a square wave with a variable duty cycle. In this framework, the main obstacle to fully monolithic GaN implementation is the large HEMT threshold

voltage mismatch, which is responsible for a high offset voltage that is compensated via a switched-capacitor (SC) approach as described below.

A. CIRCUIT DESCRIPTION

A simplified schematic of the proposed PWM generator is shown in Fig. 2. It is based on a mixed analog/digital solution, in which SC offset compensation in analog circuits and dynamic biasing in interface digital circuits were adopted to guarantee accuracy against process mismatches.

We begin the description from the digital section, at the bottom of Fig. 2. It includes a 2^5 divider, a D-Flip Flop, a disoverlap circuit, two NOR gates, $NOR_{1,2}$, and two NOT gates, $NOT_{1,2}$, dynamically biased using storage capacitor C_{H3} . Two clock phases, ϕ_1 and ϕ_2 , are required for the offset compensation and dynamic biasing, which are generated by the disoverlap circuit exploiting the PWM signal, $V_{PWM,C}$, as the reference clock to guarantee synchronous operation. All digital gates are implemented in direct coupling FET logic (DCFL), whose pull-down network uses E-HEMTs whereas the pull-up current generator is a D-HEMT, as discussed in Sec. III.

The analog section in Fig. 2 includes an integrator, a comparator, and a resistive divider R_1 - R_2 . The integrator is composed of an operational transconductance amplifier (OTA_1) whose feedback network, composed of resistor R_{INT} and capacitor C_{INT} , sets the integrator time constant. The storage capacitor C_{H1} with associated switches and an additional filtering capacitor C_1 perform the offset compensation. The integrator input signal, V_{IN} , is derived from V_{RECT} with a voltage partition. The comparator is made up of OTA_2 , C_{H2} , and associated switches. OTA_1 and OTA_2 share the same topology.

B. OPERATING PRINCIPLE

During phase ϕ_1 , which corresponds to $V_{PWM,C}$ low, offset compensation and reset of the integration capacitor are performed, whereas integration and comparison operations are carried out during phase ϕ_2 , with $V_{PWM,C}$ high. The digital section sets the frequency and maximum (minimum) duty




FIGURE 1. Galvanic isolation interface embedding the PWM generator [19].




FIGURE 2. Analog and digital sections of the PWM generator.




FIGURE 3. Example of circuit operation.

cycles for V_{PWM_C} at 0.5 MHz and 94% (6%), through signals f_{PWM} and f_X , respectively.

Fig. 3, obtained from measurements, illustrates the circuit operating principle. During phase ϕ_1 , capacitors C_{H1} and C_{H2} are charged to the offset voltages, V_{OS1} and V_{OS2} of OTA_1 and OTA_2 , through switches Q_{E2} , Q_{E4} and Q_{E7} , Q_{E8} , respectively. Moreover, C_{H3} stores the bias voltage of $NOT_{1,2}$ thanks to Q_{E9} that shorts NOT_1 input and output terminals.

Therefore, the current of the pull-down transistor of NOT_1 is mirrored in the pull-down transistor of NOT_2 , whose output

goes high since the current in its pull-up network was set higher than the pull-down one, as a design constraint, and switching low the output of NOR_1 . When the rising edge of clock f_{PWM} arrives, D-Flip Flop output V_{PWM_C} becomes high and phase ϕ_2 starts.

During ϕ_2 , current I_{INT} flowing through R_{INT} - C_{INT} is

$$I_{INT} = \frac{V_{REF1} - V_{IN}}{R_{INT}} \quad (1)$$

Assuming negligible V_{IN} variations within the V_{PWM_C} period, T , current I_{INT} is almost constant and then linearly

charges C_{INT} generating a voltage ramp at the integrator output

$$V_{OUT_INT} = -\frac{I_{INT}}{C_{INT}} \cdot t + V_{REF1} = \frac{V_{REF1} - V_{IN}}{R_{INT}C_{INT}} \cdot t + V_{REF1} \quad (2)$$

During phase ϕ_2 , the NOT₂ input follows the comparator output variations and switches accordingly.

In the following, the duty cycle expression is obtained by assuming $V_{REF2} > V_{REF1}$, as a design constraint. If V_{OUT_INT} decreases and reaches V_{REF2} at time, t^* , the comparator output, V_{OUT_COMP} , switches from low to high and NOT₂ output goes low. Consequently, the NOR₁ output goes high because f_{PWM} is low, resetting the D-Flip Flop output through NOR₂ that goes low, thus switching low V_{PWM_C} . A new phase ϕ_1 pulse was also started. The D-Flip Flop reset determines the V_{PWM_C} duty cycle, D , as follows

$$D = \frac{t^*}{T} \approx \frac{1}{T} (V_{REF2} - V_{REF1}) \frac{R_{INT}C_{INT}}{V_{REF1} - V_{IN}} \quad (3)$$

where t^* has been derived from (2).

Owing to the positive time slot of f_{PWM} , the reset terminal is disabled for 6% of the PWM period, thus setting the minimum duty cycle value. In addition to satisfying the power transistor switching requirements, a minimum duty cycle is also important to make the circuit insensitive to undesired switching of the comparator at the beginning of phase ϕ_2 , which could erroneously determine the duty cycle value.

The output f_X of the divider resets the D-Flip Flop to 94% of T when V_{RECT} is too low and V_{OUT_INT} cannot reach V_{REF2} within a PWM period. This sets the maximum duty cycle for V_{PWM_C} and meets another power switching requirement.

III. DETAILS OF ANALOG AND DIGITAL BUILDING BLOCKS

A. OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

The schematic of the OTA employed for both the comparator and the integrator is shown in Fig. 4.

TABLE 1. OTA main simulated parameters versus corners.

Corners	TT	FF	SS
$V_{DD}-V_{REF}$ (V)	6-3.5	6-3.5	6-3.5
Standby current (μ A)	200	288	98
DC Gain (dB)	70	62	55
Phase margin (deg)	70°	56°	90°
GBW (MHz)	380	640	97
CMRR @ DC (dB)	42	27	34
PSRR @ DC (dB)	67	52	54

It implements a two-stage OTA that is made up of an input differential pair, $Q_{E1,2}$, with the load resistors, $R_{1,2}$, two source followers, Q_{E3}, Q_{E4} , and an output differential pair, $Q_{E5,6}$, with a depletion load, Q_{D5} , and a diode-connected E-mode device, Q_{E7} . The first and second stages provide a gain of approximately 10 and 60 dB, respectively. The source followers act as level shifters to set the correct input bias voltage for pair $Q_{E5,6}$. Because a differential to single-ended conversion is not feasible owing to the lack of p-channel devices, the use of Q_{E7} provides a certain improvement in the symmetry of the second stage.

Bias currents and active loads are performed by the depletion transistors, Q_{D1-5} , using degeneration resistors, R_{4-8} . The bias current values were superimposed on the circuit branches, as shown in Fig. 4. Traditional biasing with E/E current mirrors was avoided since the expected mismatch between transistors is so high that bias current would not be adequately controlled.

Finally, capacitor C_C implements dominant-pole frequency compensation that is needed in both the integrator and comparator during the offset compensation phase (ϕ_1). C_C is removed during the integration phase (ϕ_2) thanks to switch Q_{E8} , thus avoiding overcompensation for the integrator and speed reduction for the comparator.

The aspect ratios of transistors $Q_{E1-4}, Q_{E5,6}$, and Q_{D1-5} were set to 10/1, 20/1, and 5/1 ($\mu\text{m}/\mu\text{m}$), respectively. Degeneration resistors R_4 and R_8 were set to 12 k Ω , R_5 and R_7 to




FIGURE 4. OTA schematic diagram.




FIGURE 5. Simplified schematic of the frequency divider.

15 kΩ, R_6 to 5 kΩ, and R_1 and R_2 to 30 kΩ. C_C was set to 1 pF.

The simulated DC and small signal parameters for the different process corners (FF, SS, and TT) are summarized in Table 1. The DC gain and gain-bandwidth product (GBW) are higher than 55 dB and 97 MHz, respectively.

B. FREQUENCY DIVIDER

The frequency divider, as shown in Fig. 5, consists of five 1-bit half adders, six master-slave D-flip flops, and two NOR gates. It receives a 16-MHz signal, CK_{16M} , and a reset signal, $NRst$, as inputs and generates signals f_{PWM} and f_x at 0.5-MHz. The purpose of signal f_x is to set the maximum duty cycle. Signal f_{PWM} is used to set both the frequency and the minimum duty cycle for V_{PWM_C} .

The 1-bit half adder, shown in Fig 6(a), adds two 1-bit digits, C_{IN} and A , and produces two bits, S (sum) and C_{OUT} (carry out). S and C_{OUT} were obtained with an AND gate and XOR gate, respectively. Finally, Fig. 6(b) shows the adopted master-slave D-flip flop which comprises two XOR gates, two NOT gates, and one NAND gate.

The time simulation of the divider is illustrated in Fig. 7. After the reset pulse, signals Q_{1-5} are generated whose frequencies are scaled two, four, eight, sixteen, and thirty-two times compared to that of the clock signal CK_{16M} . Signals Q_2 - Q_5 produce in turn signal f_{PWM} owing to NOR_1 and a D-flip flop, whereas Q_{N1} - Q_{N5} produce signal f_x passing through NOR_2 as shown in Fig. 2.

C. LOGIC GATES, DISOVERLAP AND NOT OFFSET COMPENSATION

As already stated, the NOT, NOR, and NAND gates were designed using DCFL logic with degeneration resistors [11].

The phase generator, shown in Fig. 8(a), includes four NOT gates and two NAND gates. It performs two complementary clock phases that are never high at the same time, thus avoiding the simultaneous occurrence of offset compensation and integration phases.

The dynamically biased inverter in Fig 8(b), is made up of two inverters, NOT_1 and NOT_2 , a switch, Q_{E9} , and a capacitor, C_{H3} . Because Q_{E2} has the same dimensions as Q_{E1} ,




FIGURE 6. Schematic diagrams of: a) 1-bit adder and (b) D-Flip Flop circuit.

it mirrors the same current during phase ϕ_1 . Moreover, each current generator in NOT_2 , Q_{D2-4} with degeneration resistors R_{2-4} , is a replica of Q_{D1} - R_1 , so that the overall pull-up current is three times higher than that of Q_{D1} - R_1 regardless of the process corner. Therefore, during the compensation phase when the storage capacitor C_{H3} is charged to the bias voltage, NOT_2 output switches high, thus maintaining the flip flop in Fig. 2 under reset conditions.

The aspect ratios of all depletion and enhancement transistors of the DCFL gates, divider, D-flip flop, and disoverlap circuit were set to 5/1 ($\mu m/\mu m$), whereas all degeneration resistors in DCFL gates were set to 20 kΩ.

IV. EXPERIMENTAL RESULTS

The circuit was designed and fabricated using a commercial 0.5- μm GaN-on-Si technology. Switches Q_{E1-9} in Fig. 2 were sized with an aspect ratio of 20/1 ($\mu m/\mu m$) and




FIGURE 7. Frequency divider timing diagram.




FIGURE 9. Chip photograph detail and layout of the PWM generator.






FIGURE 10. 500-kHz V_{PWM_C} signal with (a) minimum (6%) and (b) maximum (94%) duty cycle.



(a)



(b)

FIGURE 8. Schematic diagrams of: (a) Phase generator and (b) inverter with dynamic biasing.

capacitors C_{H1-3} and C_{INT} were set to 800 fF and 1.5 pF, respectively. The die micrograph is shown in Fig. 9 which is a detail of the entire system [19]. The area occupation is 800 μm × 750 μm. The circuit was supplied at 6 V and the reference voltages, V_{REF1} and V_{REF2}, were set to 3.5 V and 3 V, respectively. A 16-MHz clock signal was also applied to the divider circuit.

The circuit was tested to verify the correct operation and to evaluate the effect of parameter variations in the -40°C to 120°C temperature range, allowed by the measurement




FIGURE 11. 500-kHz V_{PWM_C} signal with 50% duty cycle.




FIGURE 12. 500-kHz V_{PWM_C} signal with 50% duty cycle.

equipment. Specifically, when V_{RECT} is greater than approximately 9.7 V, the minimum duty cycle of 6% for V_{PWM_C} was achieved, as shown in Fig. 10(a), whereas the maximum duty cycle of 94%, was achieved for V_{RECT} lower than approximately 7.95 V, as shown in Fig. 10(b). A 50% duty cycle for the nominal value of V_{RECT} of 8 V was found as shown in Fig. 11. Fig. 12 shows the dependence of the duty cycle on the voltage V_{RECT}.

As can be seen, V_{RECT} is kept constant over temperature thanks to the offset compensation, which also compensates for the temperature offset drift.

Finally, Fig. 14 shows the average current consumption versus the temperature. It decreases, as temperature increases, from 2.7 mA at -40°C to 0.9 mA at 120°C. The current reduction is mainly due to the increase in the degeneration resistances of the D-HEMT current sources.




FIGURE 13. Measured rectified voltage versus temperature.




FIGURE 14. Measured overall average current consumption versus temperature, at 50% duty cycle for V_{PWM_C} .

V. CONCLUSION

A fully integrated PWM generator fabricated in a 0.5- μm GaN technology has been presented and experimentally demonstrated. It avoids the use of large external capacitors and compensates for technology limitations owing to an innovative dynamic offset compensation, making the circuit robust against global process tolerances, which are the main causes of failure in GaN monolithic implementations.

The proposed PWM generator is powered from 6 V and includes a 25 digital divider to set the 500-kHz PWM frequency with minimum and maximum duty cycle equal to 6% and 94%, respectively. Functionality was tested at temperatures ranging from -40°C to 120°C . This work is a significant step toward full-GaN system integration and demonstrates the feasibility of complex digital integration.

ACKNOWLEDGMENT

The authors would like to thank Mariantonietta Rizzo and Egidio De Giorgio of STMicroelectronics, Catania, Italy, for their support with the layout.

REFERENCES

- [1] K. J. Chen, O. Häberlen, A. Lidow, C. I. Tsai, T. Ueda, Y. Uemoto, and Y. Wu, "GaN-on-Si power technology: Devices and applications," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 779–795, Mar. 2017.
- [2] M. Ishida, T. Ueda, T. Tanaka, and D. Ueda, "GaN on Si technologies for power switching devices," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3053–3059, Oct. 2013.
- [3] E. A. Jones, F. F. Wang, and D. Costinett, "Review of commercial GaN power devices and GaN-based converter design challenges," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 707–719, Sep. 2016.
- [4] O. Ambacher, B. Foutz, J. Smart, J. R. Shealy, N. G. Weimann, K. Chu, M. Murphy, A. J. Sierakowski, W. J. Schaff, L. F. Eastman, R. Dimitrov, A. Mitchell, and M. Stutzmann, "Two dimensional electron gases induced by spontaneous and piezoelectric polarization in undoped and doped AlGaIn/GaN heterostructures," *J. Appl. Phys.*, vol. 87, no. 1, pp. 334–344, Jan. 2000.

- [5] G. Zhou, F. Zeng, R. Gao, Q. Wang, K. Cheng, L. Li, P. Xiang, F. Du, G. Xia, and H. Yu, "P-GaN gate HEMTs with 10.6 v maximum gate drive voltages by mg doping engineering," *IEEE Trans. Electron Devices*, vol. 69, no. 5, pp. 2282–2286, May 2022.
- [6] Y. Yamashita, S. Stoffels, N. Posthuma, S. Decoutere, and K. Kobayashi, "Monolithically integrated E-mode GaN-on-SOI gate driver with power GaN-HEMT for MHz-switching," in *Proc. IEEE 6th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Atlanta, GA, USA, Oct. 2018, pp. 231–236.
- [7] Y. C. Liang, R. Sun, Y.-C. Yeo, and C. Zhao, "Development of GaN monolithic integrated circuits for power conversion," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Austin, TX, USA, Apr. 2019, pp. 1–4.
- [8] R. Sun, Y. C. Liang, Y.-C. Yeo, C. Zhao, W. Chen, and B. Zhang, "Design and experimental demonstration of integrated over-current protection circuit for GaN DC–DC converters," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4270–4278, Dec. 2020.
- [9] W. L. Jiang, S. K. Murray, M. S. Zaman, H. De Vleeschouwer, P. Moens, J. Roig, and O. Trescases, "An integrated GaN overcurrent protection circuit for power HEMTs using SenseHEMT," *IEEE Trans. Power Electron.*, vol. 37, no. 8, pp. 9314–9324, Aug. 2022.
- [10] S. Pennisi, F. Pulvirenti, and K. Samperi, "Frequency compensation scheme for a full GaN OpAmp driving 1-nF load," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2022, pp. 2042–2046.
- [11] K. Samperi, N. Spina, S. Pennisi, and G. Palmisano, "Integrated GaN digital soft start-up for switching power converters," in *Proc. 18th Conf. Ph.D Res. Microelectron. Electron. (PRIME)*, Valencia, Spain, Jun. 2023, pp. 193–196.
- [12] S. Moench, M. Costa, A. Barner, I. Kalfass, R. Reiner, B. Weiss, P. Waltereit, R. Quay, and O. Ambacher, "Monolithic integrated quasi-normally-off gate driver and 600 v GaN-on-Si HEMT," in *Proc. IEEE 3rd Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Blacksburg, VA, USA, Nov. 2015, pp. 92–97.
- [13] Q. Jiang, Z. Tang, C. Liu, Y. Lu, and K. J. Chen, "A high-voltage Low-Standby-Power startup circuit using monolithically integrated E/D-mode AlGaIn/GaN MIS-HEMTs," *IEEE Trans. Electron Devices*, vol. 61, no. 3, pp. 762–768, Mar. 2014.
- [14] X. Liu and K. J. Chen, "GaN single-polarity power supply bootstrapped comparator for high-temperature electronics," *IEEE Electron Device Lett.*, vol. 32, no. 1, pp. 27–29, Jan. 2011.
- [15] X. Li, M. Cui, and W. Liu, "A full GaN-integrated sawtooth generator based on enhancement-mode AlGaIn/GaN MIS-HEMT for GaN power converters," in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Suzhou, China, Jun. 2019, pp. 1–3.
- [16] H. Wang, A. M. H. Kwan, Q. Jiang, and K. J. Chen, "A GaN pulse width modulation integrated circuit for GaN power converters," *IEEE Trans. Electron Devices*, vol. 62, no. 4, pp. 1143–1149, Apr. 2015.
- [17] Y. Shen, Z. Li, A. Li, and W. Liu, "Monolithically integrated PWM circuit based on AlGaIn/GaN MIS-HEMTs for all-GaN smart power system," in *Proc. IEEE 14th Int. Conf. ASIC (ASICON)*, Kunming, China, Oct. 2021, pp. 1–4.
- [18] C. Bimbi, S. Pennisi, S. Privitera, and F. Pulvirenti, "Single-branch wide-swing-cascode subthreshold GaN monolithic voltage reference," *Electronics*, vol. 11, no. 12, p. 1840, Jun. 2022.
- [19] N. Spina, K. Samperi, A. Pavlin, S. Pennisi, and G. Palmisano, "Fully integrated galvanic isolation interface in GaN technology," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 11, pp. 4605–4614, Nov. 2023.



KATIA SAMPERI (Graduate Student Member, IEEE) was born in Bronte, Catania, Italy, in 1998. She received the B.S. and M.S. degrees in electronic engineering from the University of Catania, Italy, in 2019 and 2021, respectively, where she is currently pursuing the Ph.D. degree. Her current research interests include wide-bandgap semiconductors, gallium nitride IC design for power applications, and power circuits for new photovoltaic technology.



NUNZIO SPINA received the Laurea degree in electronic engineering from the University of Catania, Catania, Italy, in 2006. In 2006, he joined STMicroelectronics, Catania, within the Radio Frequency Advanced Design Center (RF-ADC), a joint research center supported by the University of Catania and STMicroelectronics. He has been involved in the design of integrated circuits for RF front-ends in sub-micron CMOS technologies. He is currently involved in the design of galvanic

isolation interfaces for data and power transfer. His research interests include analog/mixed-signal, RF oscillators, and integrated passive components as inductors and transformers.



ALESSANDRO CASTORINA was born in Catania, Italy, in 1981. Since 2001, he has been with the Radio Frequency Advanced Design Center (RF-ADC), a joint research center supported by the University of Catania and STMicroelectronics, Catania, as a Senior Application Engineer. He has been involved in the characterization of silicon-integrated transceivers for cellular, W-LAN, ultra-wideband, DVB-S applications, as well as mm-wave ICs for radar, harvesting, and organic semiconductor circuits. In the last year, he has also been involved in the characterization of galvanically isolated integrated systems.



ANTOINE PAVLIN received the degree in electronic engineering and the Ph.D. degree in microelectronics from École Centrale de Lyon, France, in 1982 and 1986, respectively. From 1985 to 1987, he was with Thomson Semiconductors, Aix-en-Provence, France, as a Process Development Engineer, on vertical integrated smart power technologies. From 1988 to 1996, he was with STMicroelectronics, Rousset, France, as a Design Engineer, for automotive,

power conversion, and industrial vertical integrated smart power ICs. From 2005 to 2017, he took responsibility for the industrial vertical integrated smart power ICs design team and successively of vertically integrated smart power technologies and product development inside the STMicroelectronics Automotive and Discrete Products Group. In 2017, he was the Nominated Research and Development Director. Since 2019, he has been added to the responsibilities of the development of silicon+gallium nitride system in package and integrated GaN ICs. He filled 46 patents covering silicon smart power technologies, silicon smart power IC design, and GaN IC design.



SALVATORE PENNISI (Fellow, IEEE) was born in Catania, Italy, in 1965. He received the bachelor's and master's degrees in electronics and microelectronics engineering and the Ph.D. degree in electrical engineering from the University of Catania, Catania, in 1992 and 1997, respectively. In 2016, he was appointed as a Full Professor with the University of Catania. He is also a Coordinator of the master's degree in electronic engineering. He has published more than 110 articles in international

journals (60 in IEEE journals), more than 130 contributions in conference proceedings, and the coauthor of the books *CMOS Current Amplifiers* (Kluwer Academic Publishers, 1999), *Feedback Amplifiers: Theory and Design* (Kluwer Academic Publishers, 2001), and *Liquid Crystal Display Drivers: Techniques and Circuits* (Springer, 2009). His main research interests include circuit theory and analog design with an emphasis on low voltage techniques, multistage amplifiers, data converters, high frequency distortion analysis, driver circuits for liquid crystal displays and micro-energy harvesting. He is a member of the IEEE CASS Analog Signal Processing Technical Committee. He was an Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART—II: EXPRESS BRIEFS and of the *International Journal of Circuit Theory and Applications* (Wiley).



GIUSEPPE PALMISANO (Senior Member, IEEE) received the Laurea degree in electronic engineering from the University of Pavia, Pavia, Italy, in 1982. From 1983 to 1991, he was a Researcher with the Department of Electronics, University of Pavia, where he was involved in CMOS and BiCMOS analog integrated circuit design. In 1992, he was a Visiting Professor with Universidad Autónoma Metropolitana (UAM), Mexico City, Mexico, where he taught microelectronics for the Ph.D. students. In 1993 and 2000, he joined the Faculty of Engineering, University of Catania, Catania, Italy, as an Associate Professor and a Full Professor, respectively, teaching microelectronics. Since 1999, he has been leading the Radio Frequency Advanced Design Center (RF-ADC), a joint research center supported by the University of Catania and STMicroelectronics, Catania. He has supervised the design of several innovative analog integrated circuits and systems within the framework of national and European research projects and in collaboration with electronic industries. He is the coauthor of more than 250 papers in international journals and conference proceedings, 60 international patents, and three books. His research interest includes analog integrated circuit (IC) design with special emphasis on RF applications. He is currently involved in integrated galvanic isolation interfaces for switching power converters in both GaN and BCD technology and in GaN power amplifiers for 5G communications.

• • •