

Received 17 October 2023, accepted 8 November 2023, date of publication 9 November 2023, date of current version 15 November 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3331757

RESEARCH ARTICLE

A Novel Methodology to Improve Efficiency and Extend Dynamic Range of Shunt-Diode Class-F Rectifier for Wireless Power Transfer

G[I](https://orcid.org/0000-0003-1628-2826)A THANG BUI[®], (Graduate Student Member, IEEE), DANG-AN NGUYEN[®][,](https://orcid.org/0000-0003-3389-8892) (Graduate Student Member, IEEE), AND CHULHUN SE[O](https://orcid.org/0000-0002-6765-8734)^O, (Senior Member, IEEE)

Department of Information and Telecommunications Engineering, Soongsil University, Seoul 06978, South Korea

Corresponding author: Chulhun Seo (chulhun@ssu.ac.kr)

This work was supported in part by the National Research Foundation of Korea (NRF) through the Korean Government (MSIP) under Grant NRF-2017R1A5A1015596.

ABSTRACT This paper presents a novel methodology to enhance power conversion efficiency (PCE) and extend dynamic range for class-F shunt-diode rectifier design based on increasing the number of diodes connected in parallel. The prototypes employ class-F harmonic termination which can eliminate almost loss due to harmonic generation and instead of one diode, using more diodes connected in parallel will reduce losses on the diode due to built-in potential voltage (*Vbi*) and breakdown voltage (*Vbr*). The proposed methodology mechanism is analyzed and demonstrated by closed-form equations where the variation of the losses is clarified in the comparison. Furthermore, based on Schottky diode HSMS2850, two prototypes in two cases: a single diode and two parallel-connected diodes are designed at 0.915 GHz, and measured to compare the efficiency for methodology verification. The implementation results show that the PCE of two parallel-connected diode case is higher than the one of a single diode case when the highest PCEs of two parallel connected diodes are 78.3% in simulation and 73.2% in measurement while the corresponding PCEs of single diode case are only 75.3% and 70.7%. Moreover, the dynamic range of the two-diode prototype is also improved by about 2 dB. These experimental results have good agreement with theory and clarify the advantages of the proposed methodology.

INDEX TERMS Class-F harmonic termination, efficiency improvement, shunt-diode rectifiers, wide dynamic range, wireless power transfer.

I. INTRODUCTION

Microwave wireless power transfer (WPT) technology has attracted attention in the development of electronic devices wireless-charging where wire-based charging is unavailable or difficult to apply [\[1\],](#page-5-0) [\[2\],](#page-5-1) [\[3\]. In](#page-5-2) microwave WPT systems, the total power transfer efficiency depends a lot on the power conversion efficiency (PCE) of the rectifier which is a dispensable component [\[4\]. T](#page-5-3)herefore, PCE improvement in rectifier design has always been a priority and interest. In additions, dynamic range is a factor that

The associate editor coordinating the re[view](https://orcid.org/0000-0002-7949-8766) of this manuscript and approving it for publication was Dušan Grujić⁰.

always accompanies PCE and it also is prioritized for improvement.

In microwave applications, diode-based rectifiers are common and widely applied where the diode loss accounts for most of the total losses. The general diode efficiency and diode losses can be exhibited by a graph as shown in Fig. [1](#page-1-0) where the diode loss includes loss due to built-in potential voltage (V_{bi}) , loss due to breakdown voltage (V_{br}) , and loss due to harmonic generation. In recent years, there are many published reports about improving the PCE of rectifiers by harmonic termination techniques such as class-C [\[5\],](#page-5-4) [\[6\],](#page-5-5) class-E [\[7\],](#page-5-6) [\[8\], cla](#page-5-7)ss-F [\[9\],](#page-5-8) [\[10\], in](#page-5-9)verse class-F [\[11\],](#page-5-10) [\[12\]](#page-5-11) or power recycling [\[13\],](#page-5-12) [\[14\]. H](#page-5-13)owever, harmonic termination

FIGURE 1. The general distribution of diode losses and diode efficiency.

FIGURE 2. a) Detailed structure of the proposed rectifier and b) Equivalent model of the diode.

techniques only can reduce loss due to harmonic generation of the diode while losses due to *Vbi* and *Vbr* still do not decrease by a not small percentage.

In this research, a PCE enhancement methodology is proposed for class-F rectifier design by reducing the loss due to *Vbi* and *Vbr* on the diodes. Instead of using a single diode as almost published rectifiers, using more diodes connected in parallel will reduce total power consumption on series resistor R_S of the diode which is demonstrated by closed-form equations based on losses theory analysis of class-F rectifier. In addition, two rectifier cases: single diode and two parallel-connected diodes are designed and measured showing that by two diodes connected in parallel, the PCE can be improved around 3% and dynamic range of higher 50% PCE can be extended 2 dB in comparison with the PCE of single diode case in both simulation and measurement. Moreover, the measured PCE and dynamic range of the two-parallel-connected diode prototype are higher than almost all one of the published rectifiers which are based on similar diode model. Remarkably, the measured results show a superior frequency-weighted efficiency (FE) in comparison with those published works with FE is employed for evaluating PCE and frequency $(FE = PCE)$ $\times f^{(0.25)}$ [\[11\]. B](#page-5-10)ased on theoretical analysis and experiment results, it can be confirmed that the proposed methodology can improve the PCE and dynamic range in rectifier design.

FIGURE 3. Reshaped waveforms of voltage and current across the diode by class-F harmonic termination in the time domain without effect of breakdown voltage (V_{br}) .

FIGURE 4. Reshaped waveforms of voltage and current across the diode by class-F harmonic termination in the time domain when breakdown voltage (V_{br}) begin to have influence.

II. ANALYSIS OF EFFICIENCY IMPROVEMENT METHODOLOGY AND RECTIFIER DESIGN

Fig. [2a](#page-1-1) shows the detailed structure of the proposed rectifier where the loss due to harmonic generation can be minimized by Class-F harmonic termination which is based on three transmission lines (TLINs). Then, instead of using one diode, adding more diodes connected in parallel will improve the rectifier PCE when it is matched to the source of 50Ω by matching network constructed by two TLINs as shown in Fig. [2a.](#page-1-1) These five TLINs have corresponding characteristic impedance (Z_i) and electrical length (θ_i^f) $\binom{J}{i}$ at operating frequency (f) with $i = 1, 2, ..., 5$ and. In addition, DC block and DC pass filter are indispensable parts of shunt-diode configuration rectifier the DC block is a capacitor and the DC pass filter consists of a high-inductance inductor connected in series with two parallel capacitor.

A. DESIGN OF CLASS-F HARMONIC TERMINATION NETWORK

Class-F harmonic termination is applied for reshaping diode-across current and voltage when square waveform in voltage and half-sinusoidal waveform in current are results. To achieve these results, the class-F harmonic termination will be designed with the targets of impedance satisfied

		TL_1	TL_2	TL ₃	TL_4	TL_5
Single diode	$Z_i(\Omega)$	70	70	70	70	79
	θ_i (°	90	45	30	10.4	76
Two diodes	$Z_i(\Omega)$	70	70	70	70	70
	θ_i (°	90	45	30	8	70.8

TABLE 1. Extracted TLIN parameters of two designed rectifiers.

electrical lengths θ_i ^{(\circ}) at the frequency of 0.915 GHz.

zero impedance at even harmonics and infinite impedance at odd harmonics. By ensuing analysis and design in [\[15\], t](#page-5-14)he electrical length of TLINs (*TL*¹ - *TL*3) which organize class-F harmonic termination network can be extracted as follows:

$$
\theta_1^f = \lambda/4,\tag{1}
$$

$$
\theta_2^{2f} = \lambda/4,\tag{2}
$$

$$
\theta_3^{3f} = \lambda/4,\tag{3}
$$

where the electrical lengths are defined at the frequency indicated by the notion superscripts. With these values, the impedance at the diode cathode will be zero at second harmonic and infinite at third harmonic and these impedances is not affected by increasing number of diode, thus ensuring the efficiency of the class-F harmonic termination network.

B. ANALYSIS OF EFFICIENCY IMPROVEMENT METHODOLOGY BASED ON PARALLEL CONNECTED DIODES

The equivalent model of the diode is presented in Fig. [2b,](#page-1-1) it consists of a series resistor (R_S) , a nonlinear capacitor (C_i) and a nonlinear resistor (R_i) . In the diode loss, the power dissipation on the resistor R_S due to V_{bi} and V_{br} accounts significant proportion that leads to if this power dissipation can be reduced, the diode efficiency will be improved. By employing class-F harmonic termination, the diode-across current was reshaped to half-sinusoidal waveform and the diode-across voltage was reshaped to square waveform are shown in Fig. 3 and Fig. [4,](#page-1-3) then it can be extracted by equations as follows:

$$
V_d = \begin{cases} -V_{bi} + I_P R_S \sin(\theta)), & -\pi < \theta < 0\\ V_P + I_R R_S \sin(\theta)), & 0 < \theta < \pi \end{cases}
$$
(4)

and

$$
I_d = \begin{cases} I_p \sin(\theta), & -\pi < \theta < 0 \\ I_R \sin(\theta), & 0 < \theta < \pi \end{cases}
$$
 (5)

where I_p is the diode-across current peak during the diode ON-period, *V^P* is the highest level of diode voltage during the diode OFF-period, and I_R is the peak of diode reverse current. When breakdown voltage (V_{hr}) has no influence, V_P increase corresponding to augment of the input power level and $I_R = 0$ as shown in Fig. [3.](#page-1-2) When breakdown voltage (V_{br})

FIGURE 5. Photograph of fabricated rectifiers: a) single diode and b) two parallel connected diodes.

FIGURE 6. Measurement setup of fabricated rectifiers for verification.

begins to have influence, V_P is limited equal to V_{br} , and if the input power level continues to increase, I_R will start to grow from 0 and be linear with the input power as shown in Fig. [4.](#page-1-3) Then the diode loss on R_S due to V_{bi} and V_{br} of single-diode case can be calculated by analysis in [\[16\]](#page-5-15) as follows:

$$
L_{R_S, V_{bi}} = \frac{1}{2\pi} \int_{-\pi}^{\pi} V_d I_d d\theta = \frac{I_P^2 \pi R_S + 4I_P V_{bi}}{4\pi}, \quad (6)
$$

\n
$$
L_{R_S, V_{br}} = \frac{1}{2\pi} \int_{-\pi}^{\pi} V_{d_br} I_{d_br} d\theta
$$

\n
$$
= \frac{I_P^2 \pi R_S + I_R^2 \pi R_S + 4I_P V_{bi} + 4I_R V_{br}}{4\pi}.
$$
 (7)

However, if replacing the single diode by *n* parallel-connected diodes (*n* is number of used diodes), *Vbi* and *Vbr* remain unchanged, I_P and I_R per diode will decrease *n* times respectively and it can be written as follows:

$$
I_{Pn} = \frac{I_P}{n},\tag{8}
$$

$$
I_{Rn} = \frac{I_R}{n}.\tag{9}
$$

Then, total loss on R_S due to V_{bi} and V_{br} of *n* parallel connected diodes will be calculated by below equations [\(10\)](#page-2-0) and [\(11\):](#page-2-1)

$$
L_{nR_S, V_{bi}} = n \frac{I_{P_n}^2 \pi R_S + 4I_{Pn} V_{bi}}{4\pi},
$$
\n(10)

$$
L_{nR_S, V_{br}} = n \frac{I_{Pn}^2 \pi R_S + I_{Rn}^2 \pi R_S + 4I_{Pn} V_{bi} + 4I_{Rn} V_{br}}{4\pi}.
$$
 (11)

FIGURE 7. Voltage and current waveform of each diode of two cases: single diode and two parallel-connect diodes in simulation.

FIGURE 8. The reflection coefficients S_{11} for both simulation and measurement at the input power of 4 dBm of two cases: a) single diode and b) two parallel-connected diodes.

Substituting corresponding diode current I_{Pn} in [\(8\)](#page-2-2) into (10) and I_{Rn} in (9) into (11) and solving leads to total loss on *R^S* can be extracted as follows:

$$
L_{nR_S, V_{bi}} = \frac{I_P^2 \pi R_S}{n} + 4I_P V_{bi}}{4\pi},
$$
\n(12)

$$
L_{nR_S, V_{br}} = \frac{\frac{I_p^2 \pi R_S}{n} + \frac{I_R^2 \pi R_S}{n} + 4I_P V_{bi} + 4I_R V_{br}}{4\pi}.
$$
 (13)

Assuming that under ideal conditions of space and connection, *n* can grow to a rather large value, then $L_{nR_S, V_{bi}}$ and $L_{nR_S, Vbr}$ will decrease to only:

$$
L_{nR_S, V_{bi}} \approx \frac{I_P V_{bi}}{\pi},\tag{14}
$$

$$
L_{nR_S, V_{br}} \approx \frac{I_P V_{bi} + I_R V_{br}}{\pi}.
$$
 (15)

In comparison between losses on R_S due to V_{bi} and V_{br} of two cases: single diode and *n* parallel connected diodes, it is clear that $L_{nR_S, V_{bi}}$ in [\(14\)](#page-3-0) is lower than $L_{R_S, Vbi}$ in [\(6\)](#page-2-4) and $L_{nR_S, Vbi}$ in [\(15\)](#page-3-1) is lower than $L_{R_S, V_{br}}$ in [\(7\)](#page-2-5) which leads to the conclusion that increasing the number (*n*) of the parallel connected diodes will reduce the loss of the diode and the PCE of the rectifier can be improved. However, due to the limitation of realistic fabrication, the number of parallel-connected diodes can hardly be increased much, the value of *n* equal to 2 or 3 is optimal when it is suitable for fabrication while still being to improve the PCE significantly.

FIGURE 9. Simulated results of the PCE versus load resistor at 0.915 GHz with the input power level of 4 dBm in two cases: single diode and two parallel-connected diodes.

FIGURE 10. The PCE versus frequencies at two input power levels of two cases for both simulation and measurement: a) simulation and b) measurement.

III. IMPLEMENTATION AND EXPERIMENTAL RESULTS

To clarify the presented analysis of the proposed methodology, Schottky diode HSMS2850-based rectifier prototypes in two cases: single diode and two parallel-connected diodes were designed and measured for comparison (Schottky diode HSMS2850 by Avago parameters: $V_{bi} = 0.15V$, $V_{br} =$ 3.8*V*, $R_S = 25\Omega$, $C_{j0} = 0.18$ *pF*, $I_S = \mu A$). The nonlinear simulation is based on *Harmonic Balance Simulaation* in *Advanced Design System* software with the following setup: Harmonic order is 15, a single power tone is used as input excitation. the diode model used in simulation is the model given by the manufacturer Avago. In both the simulation and measurement, the output voltage at the load resistor is probed and extracted, then the DC component of output voltage is used to calculate PCE. The characteristics and electrical lengths of TLINs in two designed rectifiers are extracted in Table. [1.](#page-2-6) For a fair comparison, it can be seen that two cases have same the class-F harmonic termination network, two matching networks have similar structures while TLIN parameters of matching networks are a little adjusted to match source impedance with corresponding input impedances. Two rectifier prototypes are implemented on the substrate Taconic TLY-5 (ϵ_r = 2.2, tan(δ) = 0.0009, 0.8 mm thickness). Moreover, two cases of rectifiers have the same DC pass-filter structure which is constructed by two series-connected inductors of 390 nH and two parallel-connected capacitors of 2400 pF, the DC blocks are also formed by this capacitor. The photographs of two fabricated rectifiers are shown in

Ref.	Year	Frequency (GHz)	Harmonic Termination	Maximum PCE $(\%)$	Maximum FE $(\%)$	Input Power (dBm)	Schottky Diode	Dynamic Range of $> 50\%$ PCE
$[17]$	2017	0.9	No.	63.1	61.5	Ω	HSMS 285C	12.5 dB $(-5 \leq 7.5)$
[18]	2023	0.425	Class F^{-1}	72.8	58.8	5	HSMS 2850	22.5 dB $(-7.5 \lt 15)$
[19]	2019	0.433	N _o	64.4	52.2	5	HSMS2850	18.9 dB $(-6.8 \lt 12.1)$
[20]	2021	0.433	N _o	71.6	58.1	$\overline{5}$	HSMS2850	$22 \text{ dB } (-8 \lt 14)$
[21]	2020	0.9	N _o	50.2	48.9	$\overline{2}$	HSMS2850	1 dB $(1.5 \leq z \leq 2.5)$
[22]	2014	0.94	N _o	63.5	62.5	$\overline{2}$	SMS7630	16 dB $(-9 \lt 57)$
This work	2023	0.902	Class F	73.2	71.3	5	HSMS 2850	24.5 dB $(-10 \lt 14.5)$

TABLE 2. Comparison of the proposed rectifier in this work with the published reports based on similar diode models.

Evaluate power conversion efficiency with frequency: FE = PCE $\times f^{0.25}$

FIGURE 11. Simulation results of the PCE versus input power levels at 0.915 GHz in two cases: single diode and two parallel-connected diodes.

Fig. [5](#page-2-7) with a slight difference and the lowest distance between two stubs is 1.5 mm so there is almost no influence of electromagnetic coupling. These rectifiers were measured by setup as shown in Fig.⁶.

The voltage and current waveforms of each diode in simulation with 4 dBm input power of two cases: single diode and two paralled-connected diodes are presented in Fig. [7.](#page-3-2) In comparison with the calculated waveforms in Fig. [3](#page-1-2) and Fig. [4,](#page-1-3) it can be seen that these waveforms have similar shapes with some ripples because the employed Class-F harmonic termination only control to third harmonic while the waveforms in Fig. [3](#page-1-2) and Fig. [4](#page-1-3) are results of idea Class-F harmonic termination with all harmonic terminated. Fig. [8](#page-3-3) depicts the reflection coefficients S_{11} at the input power of 4 dBm in both simulation and measurement of two rectifier cases. As observed, in simulations, the *S*¹¹ of both rectifier cases are lowest at the frequency of 0.915 GHz with lower than −30 dBm values. However, in measurement, due to diode model accuracy and influence of fabrication tolerance, the lowest S_{11} frequencies are down-shifted in comparison with the simulated S_{11} when the lowest measured S_{11} of the single diode case is recorded at 0.908 GHz while the one of two-diode case is recorded at 0.902 GHz. The lowest measured S_{11} of both cases are lower than -20 dB which

FIGURE 12. Measurement results of the PCE versus input power levels in two cases: single diode at 0.908 GHz and two parallel-connected diodes at 0.902 GHz.

indicates the mismatch loss is minimized to almost zero. The PCE versus frequencies at 4 dBm and −10 dBm input power levels of two rectifiers are plotted in Fig. [8](#page-3-3) that indicates a good agreement between *S*¹¹ and PCE versus frequencies. In simulation, the highest PCE of two cases can be achieved at 0.915 GHz while in the measurement, the PCE of single diode prototype peaks at 0.908 GHz, and the highest PCE of two diode prototype is recorded at 0.902 GHz. By sweeping load resistor in simulation at the input power of 4 dBm with the results depicted in Fig. [9,](#page-3-4) the resistor around 1200Ω is determined to be the optimal load resistor for the highest PCE of two rectifier cases, so 1200Ω resistor is used to measure output DC voltage and calculated PCE. Fig. [11](#page-4-0) shows the output voltages and the PCEs versus input power levels of two rectifiers in simulation at the frequency of 0.915 GHz where the highest PCE at 4 dBm of two parallel-connected diodes is 78.3% which is higher than the one of a single diode prototype with 75.3%. In measurement, at 0.902 GHz frequency, the peak PCE of two parallel-connected diode prototype is 73.2% at 5 dBm while at 0.908 GHz frequency, the highest PCE of single diode rectifier is lower, only 70.7% at 5 dBm with measured results are shown in Fig. [12.](#page-4-1) The different considering about input power between simulation

and measurement can be explained due to the breakdown voltage of the diode model in measurement is usually higher than in simulation that leads to measured PCE has a higher saturation point than simulated PCE.

Moreover, the 50% PCE dynamic range of two parallel-connected diodes is wider 2 dB than the one of single diode when the dynamic ranges of two-diode prototype are 17.5 dB $(-10.5$ dBm to 7 dBm) in simulation and 24.5 dB $(-10$ dBm to 14.5 dBm) in measurement while the corresponding dynamic range of single-diode prototype are only 15.5 dB (−9 dBm to 6.5 dBm) and 22.5 dB (−8.5 dBm to 14 dBm), respectively. From these results, it is clear that by increasing the number of diodes connected in parallel, the PCE will be improved at all input power levels, which also leads to extending the dynamic range of over 50% PCE. The advantages of the proposed methodology for PCE and dynamic range improvement are more clarify by when the measurement results of the two-parallel-connected diode prototype are compared with the published rectifiers in recent years which use the same or similar diode models. This comparison are presented in Table. [2,](#page-4-2) it can be seen that the proposed rectifier has the highest PCE and the largest over 50% PCE dynamic range, furthermore, the frequency-weight (FE) of the proposed rectifier is superior to the ones of articles published in recent years.

IV. CONCLUSION

In this paper, a novel methodology was proposed for the PCE enhancement and dynamic range extension in class-F rectifier design with shunt-diodes configuration. Instead of using one diode, by connecting multiple diodes in parallel (adjacent diodes), the PCE will be boosted which was successfully demonstrated in theory analysis by closed-form equations. Furthermore, the methodology also was verified by the implementation of two rectifiers: single diode prototype, and two parallel-connected diode prototype which indicates a good consistency between theory and experiment results. These prototypes were designed with the same class-F harmonic termination and differ only slightly in the matching network for comparison. The measured results show that with two parallel-connected diodes, the PCE was improved by 3 % and the dynamic range was extended by 2 dB in comparison with the ones of the single diode prototype. In addition, another comparison between measurement results of the two-diode prototype and published work in recent years that use the same or similar diode models indicates the PCE and the dynamic range has been greatly improved when the frequency-weight efficiency factor is used to evaluate.

REFERENCES

- [\[1\] X](#page-0-0). Wang and A. Mortazawi, ''Rectifier array with adaptive power distribution for wide dynamic range RF-DC conversion,'' *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 1, pp. 392–401, Jan. 2019.
- [\[2\] W](#page-0-1). C. Brown, ''The history of power transmission by radio waves,'' *IEEE Trans. Microw. Theory Techn.*, vol. MTT-32, no. 9, pp. 1230–1242, Sep. 1984.
- [\[3\] K](#page-0-2). M. Z. Shams and M. Ali, ''Wireless power transmission to a buried sensor in concrete,'' *IEEE Sensors J.*, vol. 7, no. 12, pp. 1573–1577, Dec. 2007.
- [\[4\] D](#page-0-3). M. Nguyen, N. D. Au, and C. Seo, ''A microwave power transmission system using sequential phase ring antenna and inverted class F rectenna,'' *IEEE Access*, vol. 9, pp. 134163–134173, 2021.
- [\[5\] Z](#page-0-4). He, H. Lin, and C. Liu, ''A novel class-C rectifier with high efficiency for wireless power transmission,'' *IEEE Microw. Wireless Compon. Lett.*, vol. 30, no. 12, pp. 1197–1200, Dec. 2020.
- [\[6\] M](#page-0-5). Roberg, T. Reveyrand, I. Ramos, E. A. Falkenstein, and Z. Popovic, ''High-efficiency harmonically terminated diode and transistor rectifiers,'' *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 12, pp. 4043–4052, Dec. 2012.
- [\[7\] K](#page-0-6). Jirasereeamornkul, M. K. Kazimierczuk, I. Boonyaroonate, and K. Chamnongthai, ''Single-stage electronic ballast with class-E rectifier as power-factor corrector,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 1, pp. 139–148, Jan. 2006.
- [\[8\] J](#page-0-7). A. Santiago-González, K. M. Elbaggari, K. K. Afridi, and D. J. Perreault, ''Design of class E resonant rectifiers and diode evaluation for VHF power conversion,'' *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4960–4972, Sep. 2015.
- [\[9\] D](#page-0-8).-A. Nguyen, H. Nam, and C. Seo, ''Design of compact class-F highefficiency shunt-diode rectifier with extended harmonic termination for wireless power transfer,'' *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 1, pp. 78–81, Jan. 2023.
- [\[10\]](#page-0-9) J. Guo and X. Zhu, "Class F rectifier RF-DC conversion efficiency analysis,'' in *IEEE MTT-S Int. Microw. Symp. Dig.*, Seattle, WA, USA, Jun. 2013, pp. 1–4.
- [\[11\]](#page-0-10) D.-A. Nguyen, G. T. Bui, H. Nam, and C. Seo, "Design of dual-band inverse class-F rectifier for wireless power transfer and energy harvesting,'' *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 3, pp. 355–358, Mar. 2023.
- [\[12\]](#page-0-11) G. T. Bui, D.-A. Nguyen, and C. Seo, "A novel design of dual-band inverse class-F shunt-diode rectifier for energy harvesting,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 7, pp. 2345–2349, Jul. 2023, doi: [10.1109/TCSII.2023.3240501.](http://dx.doi.org/10.1109/TCSII.2023.3240501)
- [\[13\]](#page-0-12) G. T. Bui, D.-A. Nguyen, and C. Seo, "A highly efficient design of broadband rectifier with harmonic suppression transferring for energy harvesting and wireless power transfer,'' *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 7, pp. 1059–1062, Jul. 2023, doi: [10.1109/LMWT.2023.3263523.](http://dx.doi.org/10.1109/LMWT.2023.3263523)
- [\[14\]](#page-0-13) C. Liu, F. Tan, H. Zhang, and Q. He, "A novel single-diode microwave rectifier with a series band-stop structure,'' *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 2, pp. 600–606, Feb. 2017.
- [\[15\]](#page-2-9) G. T. Bui, D.-A. Nguyen, and C. Seo, "A highly efficient design of 2.45/5.8-GHz dual-band class-F shunt-diode rectifier for wireless power transmission,'' *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 4, pp. 495–498, Apr. 2023.
- [\[16\]](#page-2-10) J. Guo, H. Zhang, and X. Zhu, "Theoretical analysis of RF-DC conversion efficiency for class-F rectifiers,'' *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 4, pp. 977–985, Apr. 2014.
- [\[17\]](#page-0-14) M. Singh, S. Agrawal, and M. S. Parihar, ''Design of a rectenna system for GSM-900 band using novel broadside \times 1 array antenna," *J. Eng.*, vol. 2017, no. 6, pp. 232–236, Jun. 2017.
- [\[18\]](#page-0-14) D.-A. Nguyen, G. T. Bui, H. Nam, Y. Kim, and C. Seo, ''A 433- MHz compact inverse class-F rectifier for biomedical wireless power transmission,'' *IEEE Microw. Wireless Technol. Lett.*, vol. 33, no. 6, pp. 759–762, Jun. 2023.
- [\[19\]](#page-0-14) N. D. Au and C. Seo, ''An 18.9-dB dynamic-range rectifier based on timedomain modeling and quality factor,'' *IEEE Microw. Wireless Compon. Lett.*, vol. 29, no. 9, pp. 623–625, Sep. 2019.
- [\[20\]](#page-0-14) N. D. Au, H. Le-Huu, and C. Seo, ''A wide dynamic-range rectifier at 433 MHz for multiple-antenna impedances,'' *IEEE Microw. Wireless Compon. Lett.*, vol. 31, no. 2, pp. 196–199, Feb. 2021.
- [\[21\]](#page-0-14) S. Muhammad, J. J. Tiang, S. K. Wong, A. Iqbal, M. Alibakhshikenari, and E. Limiti, ''Compact rectifier circuit design for harvesting GSM/900 ambient energy,'' *Electronics*, vol. 9, no. 10, p. 1614, Oct. 2020.
- [\[22\]](#page-0-14) K. Niotaki, A. Georgiadis, A. Collado, and J. S. Vardakas, ''Dual-band resistance compression networks for improved rectifier performance,'' *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 12, pp. 3512–3521, Dec. 2014.

 \sim \sim \sim

GIA THANG BUI (Graduate Student Member, IEEE) received the B.Sc. (Eng.) degree from the School of Electronics and Telecommunication, Hanoi University of Science and Technology, Hanoi, Vietnam, in 2021, and the M.Sc. (Eng.) degree from the Department of Information and Telecommunications Engineering, Soongsil University, South, South Korea, in 2023, where he is currently pursuing the Ph.D. degree with the Department of Information and Telecommunica-

tions Engineering.

His research interests include microwave wireless power transfer, microwave rectifier, high input power rectifier, microwave power amplifier, and low noise amplifier.

CHULHUN SEO (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from Seoul National University, Seoul, South Korea, in 1983, 1985, and 1993, respectively.

From 1993 to 1995, he was with the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, as a Technical Staff Member. From 1993 to 1997, he was an Assistant Professor with Soongsil University, Seoul. From 1999 to 2001, he was a Visiting

Professor with MIT. From 1997 to 2004, he was an Assistant Professor with Soongsil University, where he has been a Professor in electronic engineering, since 2004. He is also the Director of the Wireless Power Transfer Research Center, Seoul, supported by the Korean Ministry of Trade, Industry, and Energy, and the Director of the Metamaterials Research Center, Seoul, supported by the Basic Research Laboratories through the NRF Grant funded by the MSIP. His research interests include wireless communication technologies, RF power amplifiers, and wireless power transfer using metamaterials. He served as the Chairperson for the IEEE MTT Korea Chapter, from 2011 to 2014.

DANG-AN NGUYEN (Graduate Student Member, IEEE) was born in Thanh Hóa, Vietnam. He received the degree from the School of Electronics and Telecommunications, Hanoi University of Science and Technology (HUST), Vietnam, in 2016, and the Ph.D. degree from Soongsil University, South Korea, in 2023.

He had three years experience a Senior Member of the Signal Processing and Radio Communication Laboratory, HUST. His major

research interests include microwave signal processing, radar systems, power amplifiers, rectifiers, and non-foster circuits.