

Received 28 August 2023, accepted 19 September 2023, date of publication 25 September 2023, date of current version 28 September 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3318750

RESEARCH ARTICLE

A Complementary Low Schottky Barrier Nonvolatile Bidirectional Reconfigurable Field Effect Transistor Based on Dual Metal Silicide S/D Contacts

XI LI[U](https://orcid.org/0000-0002-7055-6958)[®], YA WANG, MEILE WU®, LIN QI, MENGMENG LI, SHOUQIANG ZHANG, AND XIAOSHI JI[N](https://orcid.org/0000-0003-0476-7527)

School of Information Science and Engineering, Shenyang University of Technology, Shenyang 110870, China

This work was supported in part by the Basic Research Projects of Educational Department of Liaoning Province under Grant LJKQZ20222311, and in part by the National Natural Science Foundation of China under Grant 62204163.

ABSTRACT In this work, a high-performance nanoscale complementary low Schottky barrier (CLSB) nonvolatile bidirectional reconfigurable field effect transistor (NBRFET) based on dual metal silicide source/drain (S/D) contacts (CLSB-NBRFET) is proposed. It is designed with Source floating gate (SFG) and drain floating gate (DFG) and adopts two kinds of metal silicide contacts to form complementary low Schottky barrier both between the S/D electrodes and the conduction band of silicon and between the S/D electrodes and the valence band of silicon at the same time. Instead of a program gate (PG) of conventional BRFET which needs independent power supply, the SFG and DFG of the proposed CLSB-NBRFET can be programmed by the CG itself. Thereafter, the interconnection can be simplified. The nonvolatile reconfigurable function is also realized. The type of charge stored in both SFG, and DFG decides the conduction type of the CLSB-NBRFET. Due to that there is a coupling effect between the effective voltages of SFG /DFG and the control gate (CG) voltage (V_{CG}), the effective voltages of SFG and DFG can be decreased in the reverse biased state, and the reverse leakage current can be reduced. Besides, the dual metal silicide S/D contacts help to largely improve the forward current in both N mode and P mode comparing to conventional BRFET. Therefore, the scale of CLSB-NBRFET simplify the interconnection complexity and improve the characterization of BRFET. The scale of CLSB-NBRFET can be reduced to nanoscale while maintain high performance. The physical mechanism of the proposed CLSB-NBRFET has been analyzed in detail. The device performance has been compared with conventional BRFET. The influence of the amount of charge to the device performance has also been discussed in detail.

INDEX TERMS Nanoscale, nonvolatile, complementary low Schottky barrier, bidirectional, RFET.

I. INTRODUCTION

Nowadays, the physical size of the basic element of integrated circuits (ICs) is getting closer to the physical limit. Therefore, instead of reducing the scale of the basic elements, increasing the functional density of a single element of ICs becomes a new way to ''softly'' improve the density of the ICs. The reconfigurable field effect transistor (RFET)

The associate editor coordinating the review of this manuscript and approving it for publication was Franc[e](https://orcid.org/0000-0002-2407-2979)sco G. Della Corte

and bidirectional RFET (BRFET) are proposed. Different from conventional transistors, the conduction mode of RFET or BRFET can be reconfigured as n-type or p-type by changing the polarity of the voltage applied on the program gate (PG) [\[1\],](#page-9-0) [\[2\]. R](#page-9-1)FET and BRFET can realize various simpler logic gates than conventional MOSFET based logical gates [\[3\],](#page-9-2) [\[4\],](#page-9-3) [\[5\],](#page-9-4) [\[6\],](#page-9-5) [\[7\]. H](#page-9-6)igh Schottky barrier on the source side between the metal source and the conduction band of the semiconductor and the valence band of the semiconductor are formed at the same time for realizing

the reconfigurable function. Nickel Silicide (NiSi) is typical material for the formation of Schottky barrier in RFET and BRFET. Because the Schottky barrier height formed between NiSi and semiconductor conduction band is like that formed between NiSi and semiconductor valence band [\[8\]. Si](#page-9-7)milar as the high Schottky barrier based bidirectional tunnel field effect transistor (TFET) $[9]$, $[10]$, $[11]$, $[12]$, by adjusting the voltage of the program gate (PG), the electron-hole pairs on the source side in the silicon can be generated through band to band tunneling to overcome the Schottky barrier which prevents the carriers from flowing between the source electrode and the semiconductor region. By adjusting the polarity of the voltage of the PG, the carriers can be controlled to flow in the conduction band or in the valence band of the semiconductor region. Therefore, the polarity of PG voltage determines the type of carriers that the source can provide and determines the conduction type of RFET. The magnitude of the voltage applied to the PG determines the intensity of band bending and the corresponding generation rate of the number of carriers by band to band tunneling. However, Because the generation rate of the number of carriers by band to band tunneling effect is extremely limited, its forward conduction current is often much smaller than the mainstream technology, which is a congenital disadvantage of Schottky barrier based RFET. Besides, the scales of RFET and BRFET involved in the reports are much larger than that achieved by today's mainstream technology [\[13\],](#page-9-12) [\[14\],](#page-9-13) [\[15\],](#page-9-14) [\[16\]. R](#page-9-15)FET and BRFET actually generate carriers and form current through band to band tunneling phenomena to conquer the Schottky barriers which form on the inter-face between the source electrode and silicon [\[17\],](#page-9-16) [\[18\].](#page-9-17) However, to reconfigure the device, two independent gate electrodes are required. Compared with single gate FETs, the extra PG of RFET or BRFET increases the complexity of metal interconnection. More than this, when RFET or BRFET works in the off state or reversely biased state, the local electric field enhancement caused by the PG which is always works at high voltage will enhance the band bending and lead to the band to band tunneling effect and increase the power consumption. This effect is particularly significant for highly integrated RFET. When the PG and the control gate (CG) are applied to voltages with opposite polarity, the band to band tunneling effect in the region between these two gates will be significantly strengthened. To simplify the metal interconnection and realize a high-performance nanoscale RFET, in this paper, we propose a complementary low Schottky barrier source/drain (S/D) contacts based nonvolatile bidirectional reconfigurable field effect transistor (CLSB-NBRFET). Unlike conventional BRFET which adopt one kind of metal (such as NiSi) to form high Schottky barrier both between the S/D electrodes and the conduction band of silicon and between the S/D electrodes and the valence band of silicon, the CLSB-NBRFET adopts two kinds of metal silicide to form low Schottky barrier both between the S/D electrodes and the conduction band of silicon and between the S/D electrodes and the valence band of silicon at the

same time. The height of Schottky barrier formed between the first kind of metal (ErSi) and silicon for electrons in conduction band ϕ_{bn1} is much smaller than the one for holes in valence band ϕ_{bb1} . The height of Schottky barrier formed between the first kind of metal (PtSi) and silicon for holes in valence band ϕ_{bp2} is set to be much smaller than the one for electrons in conduction band ϕ_{bn2} . The low ϕ_{bn1} formed on the interface between ErSi is about 0.25V [\[19\], a](#page-9-18)nd the low ϕ_{bp2} formed on the interface between PtSi and silicon is about 0.25V [\[20\],](#page-9-19) [\[21\]. T](#page-10-0)herefore, when the source floating gate (SFG) and the drain floating gate (DFG) are positively charged, the electrons from source electrode can easily flow into the semiconductor region through the low ϕ_{bn1} Schottky barrier due to thermionic emission in the conduction band, while when the SFG and the DFG is negatively charged, the holes from semiconductor can easily flow into the source electrode through the low $\phi_{\rm bp2}$ Schottky barrier due to thermionic emission in the valence band. Therefore, the forward current in both N mode and P mode are largely improved comparing to unique Schottky barrier based conventional BRFET. Because charge can be stored between dielectric layers by trapping phenomena [\[22\],](#page-10-1) [\[23\], s](#page-10-2)ource floating gate (SFG) and drain floating gate (DFG) are designed which can simplify the gate interconnection of RFET and realize the nonvolatile reconfigurable function. The type of charge stored in both SFG, and DFG decides the conduction type of the CLSB-NBRFET. Due to that there is a coupling effect between the effective voltages of SFG/DFG and the control gate (CG) voltage (V_{CG}), the effective voltages of SFG and DFG can be reduced in the reverse biased state, the reverse leakage current can be reduced. Therefore, the scale of CLSB-NBRFET can be reduced to nanoscale while maintain high performance. Instead of a program gate (PG) of conventional BRFET which needs independent power supply, the SFG and DFG of the proposed CLSB-NBRFET can be programmed by the CG itself. Thereafter, the interconnection can be simplified. The physical mechanism of the proposed CLSB-NBRFET has been analyzed in detail. The device performance has been compared with conventional BRFET. The influence of the amount of charge to the device performance has also been discussed in detail.

II. DEVICE STRUCTURE

Figure [1 \(a\)](#page-2-0) is the top view of the proposed CLSB-NBRFET, figure $1(b)$, figure $1(c)$, figure $1(d)$ and figure [1 \(e\)](#page-2-0) are the cross views along cut line A, cut line B, cut line C, and cutline D of figure [1 \(a\),](#page-2-0) respectively. Figure [1 \(f\)](#page-2-0) is the cross view along cut line A of figure 1 (b). Figure 1 (g) is a cross view of a conventional Schottky barrier based BRFET. L_{si} is the length of silicon. L_{CG} is the length of CG. *L*FG is the length of SFG or DFG. *L*SP is the length of spacer either between CG and the SFG/DFG, or between S/D and SFG/DFG. t_{si} is the thickness of silicon, t_{ox1} is the thickness of the first $HfO₂$ gate oxide layer between SFG/DFG and silicon. t_{ox2} is the thickness of the second HfO₂ gate oxide layer between SFG/DFG and CG. W_{si} is the width of silicon.

FIGURE 1. (a) The top view of the proposed CLSB-BRFET, (b) the cross views along cut line A of figure [1 \(a\), \(c\)](#page-2-0) the cross views along cut line B of figure [1 \(a\), \(d\)](#page-2-0) the cross views along cut line C of figure [1 \(a\), \(e\)](#page-2-0) the cross views along cutline D of figure [1 \(a\), \(f\)](#page-2-0) the cross view along cut line A of figure [1 \(b\), \(g\)](#page-2-0) a cross view of a conventional unique Schottky barrier based BRFET.

 $\varepsilon_{\text{HfO2}}$ is the relative permittivity of HfO₂, $\varepsilon_{\text{spacer}}$ is the relative permittivity of Spacer. $q\phi_{bn1}$ is the barrier height between the first kind of metal (ErSi) of the S/D electrodes and the conduction band of silicon. $q\phi_{bp1}$ is the barrier height between the first kind of metal (ErSi) of S/D electrodes and the valence band of silicon. $q\phi_{bn2}$ is the barrier height between the second kind of metal (PtSi) of the S/D electrodes and the conduction band of silicon. $q\phi_{bp2}$ is the barrier height between the second

kind of metal (PtSi) of S/D electrodes and the valence band of silicon. *q*φbn0 is the barrier height between NiSi S/D electrodes and the conduction band of silicon. $q\phi_{\text{b}00}$ is the barrier height between NiSi S/D electrodes and the valence band of silicon. The parameter selection for CLSB-NBRFET is shown in Table [1.](#page-3-0) The parameters of the conventional BRFET are selected as consistent as possible with the parameter of CLSB-NBRFET.

III. ANALYSIS AND DISCURSSIONS

The characteristics of the proposed CLSB-NBRFET are verified by device simulation using SILVACO tools[\[24\]. P](#page-10-3)hysical models such as Fermi distribution model, Auger recombination model, band gap narrowing model, dielectric tunneling model and band to band tunneling model are all turned on. Figure [2 \(a\)](#page-3-1) shows the relationship between *Q*SFG / *Q*DFG and programming time under different negative V_{CG} s. and figure [2 \(b\)](#page-3-1) shows the relationship between Q_{SFG} / Q_{DFG} and erasing time under different positive V_{CG} s with an initial positive *Q*SFG / *Q*DFG. When the SFG and the DFG is being programming, the S/D electrode are both grounded, and the CG is applied to be a high voltage. The Q_{SFG} / Q_{DEG} stored in the SFG/DFG are roughly proportional to the programming time, and the programming time is inversely proportional to V_{CG} . After programming by a negative V_{CG} , positive charges are stored in the SFG/DFG and the proposed CLSB-NBRFET works in N-mode. The positive $Q_{\rm SFG}$ / $Q_{\rm DFG}$ should be erased by applying a relatively high positive V_{CG} . The erasing time is also inversely proportional to the V_{CG} .

Figure [3 \(a\)](#page-4-0) shows the relationship between V_{CG} and the *V*SFG/ *V*DFG with different *Q*SFGs/ *Q*DFG s. For a certain V_{CG} , V_{SFG} V_{DFG} increases with the increase of *Q*SFGs/ *Q*DFG s. For a certain *Q*SFGs/ *Q*DFGs, *V*SFG/ *V*DFG shows obvious coupling effect with V_{CG} , and V_{SFG}/V_{DFG} is generally proportional to V_{CG} . This makes V_{SFG}/V_{DFG} of the proposed CLSB-NBRFET different from the *V*_{PG} of conventional BRFET. It is not fixed at a certain value, but a

FIGURE 2. (a) The relationship between Q_{SFG} / Q_{DFG} and programming time under different negative V_{CG} s. (b) The relationship between Q_{SFG} / Q_{DFG} and erasing time under different positive V_{CG} s with an initial positive Q_{SFG} / Q_{DFG}.

variable function which changes with the changing of V_{CG} . The positive Q_{SFG} s/ Q_{DFG} s and the positive V_{CG} can both increase the *V*SFG/ *V*DFG.*V*SFG/ *V*DFG can achieve an effective value that higher than V_{CG} when CG is positively biased. V_{SFG} and V_{DFG} also decrease with the decreasing of V_{CG} . Figure 3 (b) shows the relationship between V_{CG} and the *v*oltage difference between *V*_{SFG}/ *V*_{DFG} and *V*_{CG} (*V*_{SFG−CG}/ *V*_{DFG−CG}) with different *Q*_{SFG}s/ *Q*_{DFG} s. *V*_{SFG−CG}/ *V*_{DFG−CG} can be reduced by reduce the *Q*SFGs/ *Q*DFGs. The coupling effect makes the *V*_{SFG−CG}/ *V*_{DFG−CG} smaller than the voltage difference between the PG and CG when CG is reverse biased. Therefore, the band bending can be minimized in the reverse biased state, and the leakage current can be reduced.

Figure [4](#page-4-1) shows the comparison of transfer characteristics between CLSB-NBRFET and conventional BRFET. According to Figure $3(a)$, the effective V_{SFG}/V_{DFG} is about 1.2V/1.4V in the forward biased state, not larger than voltage

FIGURE 3. (a) The relationship between V_{CG} and the V_{SFG}/ V_{DFG} with different Q_{SFG}s/ Q_{DFG} s. (b) The relationship between V_{CG} and V_{SFG−CG}/ V_{DFG−CG} with different Q_{SFG}s/ Q_{DFG} s.

of PG of conventional BRFET given in Figure [4,](#page-4-1) however, the proposed CLSB-NBRFET achieves much larger forward current than conventional NBRFET. The reverse leakage current is also reduced at the same time.

The principle of the proposed CLSB-NBRFET can be interpreted through the energy band theory. Figure 5 (a) shows the band energy distribution of the two structures under forward biased conditions in n mode. The CG of both CLSB-NBRFET and conventional BRFET is forwardly biased. The SFG/DFG of CLSB-NBRFET is written with a mount of positive charge. The PG of the conventional BRFET is positively biased. As shown in Figure [5 \(a\),](#page-5-0) E_{FMS} is the Fermi energy level of the source electrode, while E_{FMD} is the Fermi energy level of the drain electrode. E_C is the bottom energy level of the conduction band, and E_V is the top energy level of the valence band. Both the band energy of

FIGURE 4. Comparison of transfer characteristics between CLSB-NBRFET and conventional BRFET.

CLSB-NBRFET and the band energy of conventional BRFET in silicon are pulled down from the source electrode to the drain electrode under the combination of CG and SFG/DFG or PG. The overall trends of the energy band distribution of both CLSB-NBRFET and conventional BRFET are consistent with each other. However, due to that the Schottky barrier heights are different. The dominate carrier generation mechanism for these two devices is different from each other. Figure [5 \(b\)](#page-5-0) shows the comparison of carrier concentration distributions between CLSB-NBRFET and conventional BRFET in the forward state. In most of the corresponding regions, the concentrations of electrons and holes are almost the same, however, in the region near the interface between the source/drain electrodes and SFG/DFG of the proposed CLSB-NBRFET or PG of conventional BRFET, the electron concentration is largely different. The electron concentration of CLSB-NBRFET is much larger than the one of conventional BRFET. Due to that the barrier height of the proposed CLSB-NBRFET is largely reduced by selecting ErSi as the first kind of metal which forms a lower Schottky barrier between S/D electrodes and the conduction band of silicon comparing to conventional BRFET.

Figure [6 \(a\)](#page-5-1) shows the band energy distribution diagram of the two structures under reverse biased conditions in n mode. Figure 6 (b) shows the carrier concentration distributions of the two structures under reverse biased conditions in n mode. The CG of both CLSB-NBRFET and conventional BRFET is reversely biased. The SFG/DFG of CLSB-NBRFET is written with a mount of positive charge. The PG of the conventional BRFET is positively biased. As shown in Figure 6 (a), both the band energy of CLSB-NBRFET and the band energy of conventional BRFET in the central region of silicon are pulled up by CG. For the conventional BRFET, the band energy near both the source electrode and drain electrode regions under the control of PG are pull down. Therefore, a large band bending can be

FIGURE 5. The comparison of band energy distribution and (b) carrier concentration distributions between CLSB-BRFET and the conventional BRFET in the forward state.

formed in the spacer regions between PG and CG. The only way to reduce the intensity of band bending for conventional BRFET is to prolong *L*_{SP}. However, this is unfavorable for the improvement of integration. For CLSB-NBRFET, unlike the conventional BRFET, due to the coupling effect, V_{SFG} / V_{DFG} can be also decreased with the decreasing of V_{GS} . Thus, the band energy in the region under the control of SFG/ DFG can also be pull up to some extent. Thereafter, the band bending in the silicon near to the source / drain electrodes can be largely reduced. This leads to the weakening of the band to band tunneling effect near the source region, thus preventing the generation of enormous number of electron hole pairs. As Figure [6 \(b\)](#page-5-1) shows, comparing to the conventional BRFET, the electron concentration near the source /drain electrodes is reduced. The band bend of CLSB-NBRFFET shown in figure 6 (a) is also weaker than that of conventional BRFET. Therefore, reverse leakage current of the proposed

FIGURE 6. (a) The dependence between V_{FG} and V_G with positive Q_{FG}s. (b) the dependence between V_{FG} and V_{G} with negative Q_{FG}s.

CLSB-NBRFET can be reduced comparing to conventional BRFET.

Figure [7](#page-6-0) shows the transfer characteristics of CLSB-NBRFET with different *Q*SFGs/ *Q*DFG s. To determine the conduction mode and provide *V*_{SFG} / *V*_{DFG} high enough, the SFG/DFG should be programmed with sufficient charges. The increased *Q*SFG/ *Q*DFG are helpful to improve the effective voltage of the SFG and DFG when the gate electrode is reversely biased. It should be noted that the amount of charge needs to be optimized, because excessive charge will cause the effective voltage of the SFG/DFG to be too high, thus increasing the energy band bending in the silicon region between CG and the SFG/DFG and the corresponding increase of the reverse leakage current. The optimize value of *Q*SFG/ *Q*DFG for the selected structural parameters is about 6.4 \times 10⁻¹⁸C.

FIGURE 7. Comparison of transfer characteristics of CLSB-BRFET with different V_{PG}s.

Figure [8 \(a\)](#page-6-1) shows the output characteristics of the proposed CLSB-NBRFET with different *V*_{CG}s. Figure [8 \(b\)](#page-6-1) shows the comparison of output characteristics between the proposed CLSB-NBRFET and conventional BRFET. The forward on state saturation current is strictly restricted by the V_{CG} . The output characteristic enters from the linear region into the saturation region as V_{DS} increases. The saturation I_{DS} increases with the increase of the gate voltage. The saturation current of the proposed CLSB-NBRFET is much larger than the one of conventional BRFET.

Figure [9](#page-6-2) shows the reconfigurable characteristics of the proposed CLSB-NBRFET. Charge type stored in SFG/DFG determines the conduction mode of the proposed CLSB-NBRFET. When the SFG/DFG is positively charged and the CG and the drain electrode are positively biased, electrons flow from ErSi source into the conduction band to form the forward current. And the proposed CLSB-NBRFET operates in the turn-on state of N mode. Similarly, when the SFG/DFG is negatively charged and the CG and the drain electrode are negatively biased, the holes flow from PtSi source into the valence band to form the forward current. And the proposed CLSB-NBRFET operates in the turn-on state of P mode. In both modes, the proposed CLSB-NBRFET has good on state conduction characteristics, low static power consumption, and the *I*on / *I*off ratio achieves about 10^5 .

Figure [10](#page-7-0) show a brief method to produce the proposed CLSB-NBRFET. As figure [10 \(a\)](#page-7-0) shows, etch the upper regions on both sides of the silicon film on the surface of the SOI wafer, and deposit the first type of metal (Er) to form an ErSi alloy and flatten the surface till expose the silicon film through chemical mechanical polishing (CMP) process, then as figure 10 (b) shows, etch the lower part of the silicon film on both sides, and form a PtSi alloy by depositing the second type metal (Pt), and flatten the surface till expose the silicon film through chemical mechanical polishing (CMP)

FIGURE 8. (a) The output characteristics of the proposed CLSB-NBRFET with different V_{CG} s. (b) comparison of the output characteristics between the proposed CLSB-NBRFET and BRFET.

FIGURE 9. The reconfigurable characteristics of the proposed CLSB-BRFET.

process, then the complementary low Schottky barrier on both source/drain sides are formed. As figure 10 (c), figure $10(d)$ and figure $10(e)$ shows, in order to reserve the space for HfO2

FIGURE 10. (a) Top view of step 1, (b) top view of step 2, (c) top view of step 3, (d) cross view of figure [10 \(c\)](#page-7-0) along cutline A, (e) cross view of figure [10 \(c\)](#page-7-0) along cutline B or C, (f) top view of step 4, (g) cross view of figure [10 \(f\)](#page-7-0) along cutline A, (h) cross view of figure 10 (f) along cutline B, (i) cross view of figure [10 \(f\)](#page-7-0) along cutline C or D, (j) top view of step 5, (k) cross view of figure [10 \(j\)](#page-7-0) along cutline A, (l) cross view of figure [10 \(j\)](#page-7-0) along cutline B, (m) top view of step 6, (n) cross view of figure [10 \(m\)](#page-7-0) along cutline A, (o) cross view of figure 10 (m) along cutline B or C, (p) top view of step 7, (q) cross view of figure [10 \(p\)](#page-7-0) along cutline A, (r) cross view of figure 10 (p) along cutline B, (s) cross view of figure [10 \(p\)](#page-7-0) along cutline C or D, (t) top view of step 8, (u) cross view of figure [10 \(t\)](#page-7-0) along cutline A, (v) cross view of figure 10 (t) along cutline B or C.

FIGURE 10. (Continued.) (a) Top view of step 1, (b) top view of step 2, (c) top view of step 3, (d) cross view of figure [10 \(c\)](#page-7-0) along cutline A, (e) cross view of figure [10 \(c\)](#page-7-0) along cutline B or C, (f) top view of step 4, (g) cross view of figure [10 \(f\)](#page-7-0) along cutline A, (h) cross view of figure [10 \(f\)](#page-7-0) along cutline B, (i) cross view of figure 10 (f) along cutline C or D, (j) top view of step 5, (k) cross view of figure [10 \(j\)](#page-7-0) along cutline A, (I) cross view of figure [10 \(j\)](#page-7-0) along cutline B, (m) top view of step 6, (n) cross view of figure [10 \(m\)](#page-7-0) along cutline A, (o) cross view of figure [10 \(m\)](#page-7-0) along cutline B or C, (p) top view of step 7, (q) cross view of figure [10 \(p\)](#page-7-0) along cutline A, (r) cross view of figure 10 (p) along cutline B, (s) cross view of figure [10 \(p\)](#page-7-0) along cutline C or D, (t) top view of step 8, (u) cross view of figure [10 \(t\)](#page-7-0) along cutline A, (v) cross view of figure [10 \(t\)](#page-7-0) along cutline B or C.

layer and SFG/DFG, remove some parts of the spacer till that the buried oxide of SOI wafer is exposed by photolithography. As figure [10 \(f\)](#page-7-0) to figure [\(i\)](#page-7-0) shows, the first $HfO₂$ layer is formed by deposition process, after flattening the surface through CMP process to adjust the thickness of the $HfO₂$ layer, etch some parts of the $HfO₂$ layer to expose the surfaces of silicon and ErSi /PtSi regions. As figure [10 \(j\)](#page-7-0) to figure [\(l\)](#page-7-0) shows, the spacer region is further formed by deposition CMP processes. As figure (m) to figure (o) shows, remove some parts of the $HfO₂$ layer and spacer to reserve space for SFG/DFG layer and CG by photolithography. As figure [\(p\)](#page-7-0) to figure [\(s\)](#page-7-0) shows, deposit metal or polysilicon and flatten the surface by CMP. Then remove some parts of this layer to form part of the CG and SFG/DFG layers, then deposit the insulator layer and flatten the surface to expose the CG and SFG/DFG layer to further form the spacers. As figure [\(t\)](#page-7-0) to figure (v) shows, form the second layer of HfO₂ by deposition and etching processes. Finally, as figure $1(a)$ to figure $1(f)$ shows, etch some parts of the spacer till expose the surface of CG, then deposit metal to further form the CG, etch some parts of the spacer till expose the surface of ErSi/PtSi layer on both source/drain sides to reserve space for source and drain electrodes.

IV. CONCLUSION

In this work, a CLSB-NBRFET based on dual S/D contacts is proposed. It is designed with SFG/ DFG and adopts two kinds of metal silicide contacts to form CLSB both between the S/D electrodes and the conduction band of silicon and between the S/D electrodes and the valence band of silicon at the same time. The proposed CLSB-NBRFET can be programmed by the CG itself. The interconnection can be simplified. The nonvolatile reconfigurable function is also realized. The type of charge stored in both SFG, and DFG decides the conduction type of the CLSB-NBRFET. The *Q*SFG / *Q*DFG stored in the SFG/DFG are roughly proportional to the programming time, and the programming time is inversely proportional to V_{CG} . It works in N or P-mode after programming by a negative or positive V_{CG} , positive or negative charges are stored in the SFG/DFG and can be erased by applying a relatively high positive or negative V_{CG} . The erasing time is also inversely proportional to the V_{CG} . The coupling effect makes the *V*_{SFG−CG}/ *V*_{DFG−CG} smaller than the voltage difference between the PG and CG when CG is reverse biased. Therefore, the band bending can be minimized in the reverse biased state, and the leakage current can be reduced. Besides, the dual metal silicide S/D contacts help to largely improve the forward current in both N mode and P mode comparing to conventional BRFET. The *I*on / *I*off ratio achieves about $10⁵$. The physical mechanism of the proposed CLSB-NBRFET has been analyzed in detail. The optimize value of *Q*SFG/ *Q*DFG for the selected structural parameters is about 6.4×10^{-18} C. The amount of charge in SFG/DFG is sensitive to the erasure time and voltage. During the data reading process, it is necessary to avoid reading the voltage too high to affect the retention of the data.

- [\[1\] A](#page-0-0). Heinzig, S. Slesazeck, F. Kreupl, T. Mikolajick, and W. M. Weber, ''Reconfigurable silicon nanowire transistors,'' *Nano Lett.*, vol. 12, no. 1, pp. 119–124, Jan. 2012.
- [\[2\] B](#page-0-0). Sun, B. Richstein, P. Liebisch, T. Frahm, S. Scholz, J. Trommer, T. Mikolajick, and J. Knoch, ''On the operation modes of dual-gate reconfigurable nanowire transistors,'' *IEEE Trans. Electron Devices*, vol. 68, no. 7, pp. 3684–3689, Jul. 2021.
- [\[3\] J](#page-0-1). Zhang, X. Tang, P.-E. Gaillardon, and G. De Micheli, ''Configurable circuits featuring dual-threshold-voltage design with three-independentgate silicon nanowire FETs,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 10, pp. 2851–2861, Oct. 2014.
- [\[4\] W](#page-0-2). M. Weber, A. Heinzig, J. Trommer, M. Grube, F. Kreupl, and T. Mikolajick, ''Reconfigurable nanowire electronics-enabling a single CMOS circuit technology,'' *IEEE Trans. Nanotechnol.*, vol. 13, no. 6, pp. 1020–1028, Nov. 2014.
- [\[5\] T](#page-0-2). Mikolajick, A. Heinzig, J. Trommer, T. Baldauf, and W. M. Weber, ''The RFET—A reconfigurable nanowire transistor and its application to novel electronic circuits and systems,'' *Semicond. Sci. Technol.*, vol. 32, no. 4, Apr. 2017, Art. no. 043001.
- [\[6\] S](#page-0-2). Rai, J. Trommer, M. Raitza, T. Mikolajick, W. M. Weber, and A. Kumar, ''Designing efficient circuits based on runtime-reconfigurable field-effect transistors,'' *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 3, pp. 560–572, Mar. 2019.
- [\[7\] G](#page-0-2). Galderisi, T. Mikolajick, and J. Trommer, "Reconfigurable field effect transistors design solutions for delay-invariant logic gates,'' *IEEE Embedded Syst. Lett.*, vol. 14, no. 2, pp. 107–110, Jun. 2022.
- [\[8\] R](#page-1-0). J. Hauenstein, T. E. Schlesinger, T. C. McGill, B. D. Hunt, and L. J. Schowalter, "Schottky barrier height measurements of epitaxial NiSi2 on Si,'' *Appl. Phys. Lett.*, vol. 47, no. 8, pp. 853–855, Oct. 1985.
- [\[9\] X](#page-1-1). Liu, M. Li, M. Wu, S. Zhang, and X. Jin, ''A highly sensitive vertical plug-in source drain high Schottky barrier bilateral gate controlled bidirectional tunnel field effect transistor,'' *PLoS ONE*, vol. 18, no. 5, May 2023, Art. no. e0285320.
- [\[10\]](#page-1-1) X. Liu, M. Li, M. Li, S. Zhang, and X. Jin, ''Structural optimized H-gate high Schottky barrier bidirectional tunnel field effect transistor,'' *ACS Appl. Electron. Mater.*, vol. 5, no. 5, pp. 2738–2747, May 2023.
- [\[11\]](#page-1-1) X. Jin, S. Zhang, M. Li, X. Liu, and M. Li, "A novel high-low-high Schottky barrier based bidirectional tunnel field effect transistor,'' *Heliyon*, vol. 9, no. 3, 2023, Art. no. e13809.
- [\[12\]](#page-1-1) X. Liu, K. Ma, Y. Wang, M. Wu, J.-H. Lee, and X. Jin, ''A novel high Schottky barrier based bilateral gate and assistant gate controlled bidirectional tunnel field effect transistor,'' *IEEE J. Electron Devices Soc.*, vol. 8, pp. 976–980, 2020.
- [\[13\]](#page-1-2) J. Trommer, A. Heinzig, S. Slesazeck, T. Mikolajick, and W. M. Weber, ''Elementary aspects for circuit implementation of reconfigurable nanowire transistors,'' *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 141–143, Jan. 2014.
- [\[14\]](#page-1-2) M. D. Marchi, J. Zhang, S. Frache, D. Sacchetto, P.-E. Gaillardon, Y. Leblebici, and G. D. Micheli, ''Configurable logic gates using polaritycontrolled silicon nanowire gate-all-around FETs,'' *IEEE Electron Device Lett.*, vol. 35, no. 8, pp. 880–882, Aug. 2014.
- [\[15\]](#page-1-3) A. Bhattacharjee, M. Saikiran, A. Dutta, B. Anand, and S. Dasgupta, ''Spacer engineering-based high-performance reconfigurable FET with low OFF current characteristics,'' *IEEE Electron Device Lett.*, vol. 36, no. 5, pp. 520–522, May 2015.
- [\[16\]](#page-1-3) A. Bhattacharjee and S. Dasgupta, "Impact of gate/spacer-channel underlap, gate oxide EOT, and scaling on the device characteristics of a DG-RFET,'' *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3063–3070, Aug. 2017.
- [\[17\]](#page-1-4) M. De Marchi, D. Sacchetto, S. Frache, J. Zhang, P.-E. Gaillardon, Y. Leblebici, and G. De Micheli, ''Polarity control in double-gate, gateall-around vertically stacked silicon nanowire FETs,'' in *IEDM Tech. Dig.*, Dec. 2012, pp. 1–8.
- [\[18\]](#page-1-4) *International Roadmap for Devices and Systems 2018 Edition*. Accessed: 2018. [Online]. Available: https://irds.ieee.org/
- [\[19\]](#page-1-5) M. Jun, Y. Kim, C. Choi, T. Kim, S. Oh, and M. Jang, ''Schottky barrier heights of n/p-type erbium-silicided Schottky diodes,'' *Microelectronic Eng.*, vol. 85, nos. 5–6, pp. 1395–1398, May 2008.
- [\[20\]](#page-1-6) L. E. Calvet, H. Luebben, M. A. Reed, C. Wang, J. P. Snyder, and J. R. Tucker, ''Subthreshold and scaling of PtSi Schottky barrier MOS-FETs,'' *Superlatt. Microstruct.*, vol. 28, nos. 5–6, pp. 501–506, Nov. 2000.
- [\[21\]](#page-1-6) V. W. L. Chin, J. W. V. Storey, and M. A. Green, "P-type PtSi Schottkydiode barrier height determined from I–V measurement,'' *Solid-State Electron.*, vol. 32, no. 6, pp. 475–478, Jun. 1989.
- [\[22\]](#page-1-7) T. Wang, X. Li, B. Zhang, D. Li, J. Liu, and G. Zhang, ''Basic reason for the accumulation of charge on the surface of polymer dielectrics,'' *Sci. China Mater.*, vol. 65, no. 10, pp. 2884–2888, Oct. 2022.
- [\[23\]](#page-1-7) G. Chen and Z. Xu, "Charge trapping and detrapping in polymeric materials,'' *J. Appl. Phys.*, vol. 106, no. 12, Dec. 2009, Art. no. 123707.
- [\[24\]](#page-3-2) *Device Simulation—New Features in 2019 Baseline Release*. Accessed: 2019. [Online]. Available: https://silvaco.com/simulation-standard/devicesimulation-new_features-in-2019-baseline-release

LIN QI received the B.S. degree in physics from Shenyang Normal University, Shenyang, China, in 2011, the M.S. degree in optics, in 2014, and the Ph.D. degree in materials physics and chemistry from the School of Sciences, Northeastern University, in 2020. She is currently an Assistant Professor with the School of Information Science and Engineering, Shenyang University of Technology. Her research interests include materials preparation and design, the crystallography

and microstructure of nanomaterials, thin-film-based functional materials, and devices. She is a Reviewer of the journal *Ceramics International* and *CrystEngComm*.

XI LIU received the B.S. and M.S. degrees in applied mathematics from the Dalian University of Technology, Dalian, China, in 2004 and 2006, respectively, and the Ph.D. degree in semiconductor and display engineering from Kyungpook National University, Daegu, South Korea, in 2010. She is currently with the School of Information Science and Engineering, Shenyang University of Technology, as an Associate Professor. She has authored or coauthored more than 40 papers pub-

lished in refereed journals and she has been granted more than 40 patents in this area. Her research interests include the design and optimization of advanced integrated circuits and semiconductor devices, convolutional neural networks, and sparse matrix for signal processing.

MENGMENG LI is currently pursuing the M.S. degree with the School of Information Science and Engineering, Shenyang University of Technology, Shenyang, China. Her research interests include the design of advanced semiconductor devices and ICs.

SHOUQIANG ZHANG is currently pursuing the M.S. degree with the School of Information Science and Engineering, Shenyang University of Technology, Shenyang, China. His research interests include the design of advanced semiconductor devices and ICs.

YA WANG is currently pursuing the M.S. degree with the School of Information Science and Engineering, Shenyang University of Technology, Shenyang, China. Her research interests include semiconductor physics and the design of advanced semiconductor devices.

XIAOSHI JIN received the B.S. degree in physics from the Dalian University of Technology, Dalian, China, in 2004, the M.S. degree in physics from Gyeongsang National University, Jinju, South Korea, in 2006, and the Ph.D. degree in semiconductor and display engineering from Kyungpook National University, Daegu, South Korea, in 2010. He is currently with the School of Information Science and Engineering, Shenyang University of Technology, as an

Associate Professor. He has authored or coauthored more than 50 papers published in refereed journals and he has been granted 50 patents in this area. His research interests include semiconductor physics and device modeling, the design of advanced semiconductor devices and neuromorphic ICs, convolutional neural networks, and sparse matrix for signal processing.

MEILE WU received the Ph.D. degree in electrical and computer engineering from Seoul National University (SNU), Seoul, in 2019. From 2019 to 2021, she was a Postdoctoral Fellow with the Shenyang University of Technology, where she has been an Associate Professor with the School of Information Science and Engineering, since May 2021. She has authored or coauthored more than 30 papers published in refereed journals. Her current research interests include

sensors, nanomaterials, and device design, characterization, and modeling.