

Received 15 August 2023, accepted 30 August 2023, date of publication 19 September 2023, date of current version 28 September 2023. *Digital Object Identifier 10.1109/ACCESS.2023.3317332*

# **RESEARCH ARTICLE**

# Optimal Inductor Design Method for GaN-Based PFC

YONG-Y[I](https://orcid.org/0000-0002-6490-3001) HUANG, (Student Member, IEEE), AND YEN-SHIN LAI<sup>®</sup>, (Fellow, IEEE)

Department of Electrical Engineering, National Taipei University of Technology, Taipei 10608, Taiwan

Corresponding author: Yen-Shin Lai (yslai@ntut.edu.tw)

This work was supported by the Chicony Power Technology Company Ltd.

**ABSTRACT** The main theme of this paper is to propose an optimal inductor design method for GaN-based PFC. The proposed method is developed based upon the minimization of PFC total losses, which include copper losses, core losses and switching losses of power devices. A systematic design flow chart is proposed to give the optimal turn number and stack number subject to the window area of core and minimization of PFC total losses. The proposed optimization design method is confirmed by analysis results first and then simulation results using  $ANSYS<sup>(8)</sup>$ . The designed optimized inductor is applied to a GaN-based 1.5 kW Totem-pole PFC for server power and the experimental results show the peak efficiency goes up to 97.5% and 99%, under 115V and 264V of input voltage, respectively. The results fully support the effectiveness of the proposed optimization design method.

**INDEX TERMS** Totem pole PFC, inductor design, core losses, copper losses, switching losses.

# **I. INTRODUCTION**

It is well known that the performance indexes for high performance two-stage server power include efficiency, size and cost, to give high power density. The two-stage server power consists of the PFC front end and the DC- DC stage. The two-stage efficiency of 94% under 50% load is required by 80 PLUS Titanium efficiency code [\[1\]](#page-9-0) for 115Vac input voltage. To meet this code, the efficiency for PFC front-end stage should be higher than 97% if the efficiency for DC-DC stage is 97%.

<span id="page-0-2"></span>Several PFC topologies [\[2\],](#page-9-1) [\[3\],](#page-9-2) [\[4\],](#page-9-3) [\[5\],](#page-9-4) [\[6\]](#page-9-5) have been proposed to meet the concerns, including efficiency and components count. The related component counts for different topologies are summarized in [\[7\]. A](#page-9-6)s presented in [\[7\], th](#page-9-6)e Totem-pole (TTP) PFC topology shown in Fig. [1,](#page-0-0) is recommended for higher efficiency concern. This topology requires less power devices in the magnetizing and demagnetizing current paths, leading to reduced conduction losses inherently. It utilizes two high frequency power devices (typically wide band gap device) that operate at high switching frequency. Additionally, it employs two low frequency power devices (generally MOSFET) that operate at the line frequency with

The associate editor coordinating the review of this manuscript and [a](https://orcid.org/0000-0003-0947-3616)pproving it for publication was Ali Raza<sup>0</sup>.

<span id="page-0-0"></span>

<span id="page-0-1"></span>**FIGURE 1.** Totem-pole PFC.

<span id="page-0-6"></span><span id="page-0-5"></span><span id="page-0-4"></span><span id="page-0-3"></span>almost no switching action. As a result, this topology only requires two switching power devices, thereby minimizing switching losses.

<span id="page-0-7"></span>Moreover, the power devices and boost inductor in PFC contributes to the losses relevantly. More recently development of wide band gap devices, including Silicon Carbide MOSFETs and GaN MOSFETs are used due to low switching losses, especially turn-off losses [\[8\],](#page-9-7) [\[9\],](#page-9-8) [\[10\]. F](#page-9-9)or the design of PFC, inductor design is a degree of freedom when the power devices and topology are selected.

<span id="page-0-13"></span><span id="page-0-12"></span><span id="page-0-11"></span><span id="page-0-10"></span><span id="page-0-9"></span><span id="page-0-8"></span>For conventional approaches to inductor design includes Area-Product  $(A_P)$  and geometric constants  $(K_g$  and  $K_{gac})$ [\[11\],](#page-9-10) [\[12\]. H](#page-9-11)owever, these methods require predefined parameters such as maximum flux density  $(B_{max})$  and current density  $(J)$ . In  $[13]$ , the inductance is determined based upon

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/

current ripple. However, the current ripple is decided without any optimization performance index. In [\[14\],](#page-9-13) [\[15\], a](#page-9-14)nd [\[16\]](#page-9-15) the summation of core and copper losses is considered as the optimization index for the inductor design to reduce the thermal impact.

However, it is important to note that the working point of an inductor vary based on the input voltage for PFC applications. As a result, the inductor ripple current at each working point gives not only the core and copper losses but also the switching losses of the power devices. In [\[14\],](#page-9-13) [\[15\],](#page-9-14) and [\[16\], o](#page-9-15)nly copper and core losses at a **single working point** are considered. The switching losses are not considered for inductor design in [\[14\],](#page-9-13) [\[15\], a](#page-9-14)nd [\[16\], n](#page-9-15)either.

<span id="page-1-11"></span><span id="page-1-10"></span>Table [1](#page-2-0) provides a summary of various inductor design approaches [\[12\],](#page-9-11) [\[16\],](#page-9-15) [\[17\],](#page-10-0) [\[18\],](#page-10-1) [\[19\], i](#page-10-2)ncluding their power ratings, efficiencies, power device losses, copper losses, core losses, DC bias, inductor volume, and current non-linearity. However, it is worth noting that none of these approaches considers all of these factors comprehensively for the design of inductor.

This paper expands upon the findings presented in [\[20\]](#page-10-3) and more details of the optimized inductor design is included in this paper. An optimal inductor design method for GaN-based PFC is proposed in this paper. The proposed method is developed based upon the minimization of PFC total losses, which include copper losses, core losses and switching losses of power devices at six working points in a quarter fundamental period. A systematic design flow chart is proposed to give the optimal turn number and stack number subject to the window area of core and minimization of PFC total losses. The proposed optimization design method is confirmed by analysis results first and then simulation results using ANSYS®. The designed optimized inductor is applied to a GaN-based 1.5 kW Totem-pole PFC for server power and the experimental results show the peak efficiency goes up to 97.5% and 99%, under 115V and 264V of input voltage, respectively.

This paper is divided into five sections. Section  $II$  introduces loss calculation of inductor and power device for the continuous conduction mode (CCM) PFC. Section [III](#page-3-0) presents the proposed efficiency-optimized inductor design based on the minimization of PFC losses. In Section [IV,](#page-7-0) simulation and test results for of the proposed optimized inductor design method are presented. Finally, Section [V](#page-9-16) gives the conclusions of the study and summarizes the key contributions of this paper.

#### <span id="page-1-0"></span>**II. LOSS CALCULATION OF INDUCTOR & POWER DEVICES**

Figure [2](#page-1-1) shows the loss map of a PFC, including the inductor and power device losses. It is well known that the inductance value of PFC will affect the input current ripple under CCM. The more the inductance value is, the less the ripple will be. The fundamental component of the PFC current depends on the ac voltage and the power delivered, but not from the inductance. Therefore, the conduction losses of power devices is not included in the analysis of this paper.

<span id="page-1-9"></span><span id="page-1-8"></span><span id="page-1-7"></span><span id="page-1-1"></span>

<span id="page-1-12"></span>**FIGURE 2.** Loss map of PFC.

The calculation of core and copper losses of inductor, as well as switching losses of power devices will be presented in this section for the development of the proposed inductor design method to follow.

# <span id="page-1-13"></span>A. COPPER LOSSES

Both AC and DC losses of copper are considered as shown in [\(1\).](#page-1-2) The DC copper losses is calculated by multiplying the square of the RMS current with the winding's DC resistance [\[12\]. I](#page-9-11)n contrast, the AC copper losses is dominated by the high frequency current harmonics which can be derived by Fourier analysis results of inductor current as shown in  $(2)$ . In this paper, up to 11<sup>th</sup> harmonics of switching frequency are considered and the higher order harmonics are not considered for the trivial contributions. The AC resistance is formulated in [\(3\)](#page-1-4) [\[21\]. T](#page-10-4)he equivalent  $N_l$  layer in (3) is derived by  $(4)$ , and the maximum turn number  $N_{max,M}$  in  $(4)$ can be found in  $(5)$  [\[19\].](#page-10-2)

<span id="page-1-14"></span>Both skin effect and proximity effect contribute to AC copper losses. For the inductor with Litz wire, the skin effect on AC copper losses is reduced.

$$
P_{copper} = I_{L,rms}^2 R_{dc} + \sum_{n=1}^{\infty} \left(\frac{I_{L,rms,n}}{p}\right)^2 R_{ac,n} p \tag{1}
$$

<span id="page-1-3"></span><span id="page-1-2"></span>
$$
i_L(t) = I_{avg} + \sum_{n=1}^{\infty} \frac{\Delta i_L \sin(n\pi D)}{n^2 \pi^2 D(1 - D)} \sin(n\omega t)
$$
 (2)

$$
R_{ac,n} = \left(\frac{4}{\pi}\right)^{\frac{1}{4}} l_T \left(\frac{\rho \mu \pi n f_{sw} \times 10^3}{ds}\right)^{\frac{1}{2}} \left[1 + \frac{2(N_l^2 - 1)}{3}\right]
$$
\n(3)

<span id="page-1-6"></span><span id="page-1-5"></span><span id="page-1-4"></span>
$$
N_{l} = \begin{cases} \frac{N}{N_{max,1}}, \text{for } N \le N_{max,1} \\ 1 + \frac{N - N_{max,1}}{N_{max,2}}, \text{for } N_{max,1} < N \\ \le (N_{max,1} + N_{max,2}) \\ \vdots \end{cases} \tag{4}
$$

$$
N_{max,N_l} = \pi \left( \frac{I.D}{dia._{eff}} - (2N_l - 1) \right), \text{ for } N_l = 1, 2... (5)
$$

<span id="page-2-0"></span>



where, *n*: order of harmonics, *p*: strand number of winding,  $\Delta i_L$ : current ripple (A), *D*: duty cycle,  $l_T$ : winding length (cm),  $\rho$ : conductivity of copper ( $\Omega$ ·cm),  $\mu$ : permeability of copper (H/cm), *fsw*: switching frequency (kHz), *d*: diameter of single wire (cm), *s*: distance between windings (cm), *Nmax*,*Nl*: maximum turn can be wounded in each layer, *N<sup>l</sup>* : number of a certain layer of the winding, *I.D*: inner diameter of core (cm), *dia*.*eff* : equivalent diameter of winding (cm)

#### B. CORE LOSSES

Powder core has a characteristic that their permeability varies non-linearly under different DC bias conditions [\[22\]. T](#page-10-5)his variation in permeability can result in significant change in inductance and inductor ripple current. Particularly under high DC bias condition, this non-linear behavior can lead to larger ripple current during heavy load operation and complicate the estimation of core losses. Many methods have been proposed in previous literature to estimate core losses [\[23\],](#page-10-6) [\[24\],](#page-10-7) [\[25\], b](#page-10-8)ut most of them focus on a specific operating point by ignoring the non-linear behavior. The Steinmetz Equation (SE) with parameters from the powder core datasheet has been widely adopted to consider the nonlinear behavior.

<span id="page-2-7"></span><span id="page-2-6"></span><span id="page-2-5"></span><span id="page-2-4"></span>The core losses include by eddy current loss and hysteresis loss. Since the radius of powder particles is smaller than the skin depth in general, the eddy current loss can be neglected as addressed in  $[26]$ . As shown in  $[27]$ , the hysteresis loss based upon Steinmetz Equation (SE) for the square wave excitation signal is shown by  $(6)$ . The core losses are therefore calculated by [\(6\)](#page-2-1) and denoted by *Pcore*,*square*.

$$
P_{core,square} \approx C_m \left[ \frac{B_{pk}^{\text{y}} T_{ON}}{(2T_{ON})^{\text{x}} T_{sw}} + \frac{B_{pk}^{\text{y}} T_{OFF}}{(2T_{OFF})^{\text{x}} T_{sw}} \right] V_e S N \tag{6}
$$

where,  $C_m$ ,  $x$ ,  $y$  are Steinmetz parameters from the datasheet of core, *Tsw*: switching period (s), *TON* : magnetizing time (s),  $T_{OFF}$ : demagnetizing time (s),  $V_e$ : volume of core (cm<sup>3</sup>), *SN*: stack core number.

<span id="page-2-3"></span>In [\(6\),](#page-2-1)  $B_{pk}$  = Half variation of flux density (Tesla) =  $0.5 \Delta B$  which denotes the variations of flux density (Tesla). Figure [3](#page-2-2) shows the B-H curve in the first quadrant to explain the relationship among  $B_{pk}$ ,  $\Delta B$  and inductor current. As shown in Fig. [3,](#page-2-2) smaller inductance gives larger current ripple which results in the bigger  $B_{pk}$  and  $\Delta B$ . The core losses will be increased as shown in [\(6\).](#page-2-1) In contrast, the larger inductance which requires more turns (*N*), will reduce the current ripple and thereby providing smaller  $B_{pk}$  and  $\Delta B$ . The core losses shown in  $(6)$  is reduced, however, it is important to note that more turns comes with larger copper losses.

<span id="page-2-2"></span>

<span id="page-2-8"></span><span id="page-2-1"></span>**FIGURE 3.** B-H curve, the relationship among  $B_{pk}$ ,  $\Delta B$  and inductor current.

Therefore, the optimal solution to the minimization of both core and copper losses will be investigated in this paper.

<span id="page-3-1"></span>

**FIGURE 4.** Totem-pole PFC (a) inductor current  $i_L$  and power device current *i<sub>S</sub>* (b) equivalent circuit of TTP PFC at positive cycle.

# C. IMPACT OF INDUCTOR ON SWITCHING LOSSES

Figure [4](#page-3-1) shows the currents of PFC for inductor with different inductance. As shown in Fig. [4,](#page-3-1) the current ripple increases for the inductor with smaller inductance,  $\Delta i_{L2} > \Delta i_{L1}$  for  $L_2 < L_1$ . Under the same load condition, *at the turn-on instant*, the current for larger inductance case is with larger turn-on current.

The switching losses are calculated by the following equation:

<span id="page-3-5"></span>
$$
P_{switching} = (E_{ON} + E_{OFF})f_{sw}
$$
 (7)

where,  $E_{ON}$  and  $E_{OFF}$ : turn-on and turn-off energy (J)

As shown in  $[28]$ , the turn-on loss of power device is much greater than turn-off loss for GaN. Larger current at the turn-on instant results in bigger turn-on loss. More details about this relation will be shown by  $(22)$  in Section [III.](#page-3-0) Therefore, reducing the inductance will decrease the turn-on loss and thereby reducing switching losses.

# D. CALCULATION OF COPPER, CORE AND SWITCHING **LOSSES**

For PFC applications, the input current shape tracks its input voltage waveform to give high power factor. Therefore, the working points vary time by time, bringing the difficulty for loss calculation. In [\[27\]](#page-10-10) and [\[29\], o](#page-10-12)nly six points in the first quarter fundamental period are selected for loss calculation. Based upon this ''six-step'' loss calculation method, the input voltages of these six points are used for the loss calculation to give average losses as shown in [\(8\).](#page-3-2)

<span id="page-3-6"></span>
$$
P_{loss,avg} = \frac{\sum_{k=1}^{k=6} P_{loss}(k)}{6} \Big|_{in \frac{T_{line}}{4}} (W) \tag{8}
$$

As shown in [\[27\], t](#page-10-10)he comparison results of ''Six-step'' loss calculation is shown, and the maximum error of different methods is 5.9%.

In short, for the inductor of GaN-based PFC with CCM control, DC copper losses, AC copper losses and hysteresis loss are considered. The impact of inductor on power devices,

only the switching losses are focused, especially the turn-on loss for GaN power devices. Moreover, the sampled points of six-step method are used for the calculation of these core and switching losses.



**FIGURE 5.** Sampled points of input voltage based-upon ''Six-step'' method [\[27\],](#page-10-10) [\[29\].](#page-10-12)

# <span id="page-3-0"></span>**III. PROPOSED LOSS OPTIMIZATION DESIGN METHOD**

A systematic design flow chart of the proposed novel efficiency optimized inductor design is shown in Fig. [6.](#page-4-0) The input parameters for the design include the winding and stack core parameters as illustrated in Table [2](#page-3-3) using APH27P60 core as an example. The output of this design flow includes the optimal number of stack and number of turns of winding by minimization of total losses, including core and copper losses of inductor, and the switching losses of power devices.

<span id="page-3-4"></span>Table [3](#page-4-1) shows the specifications and main power device of the GaN-based PFC. The input voltage is universal, and the power is 1.5 kW. The switching frequency is operated at 65 kHz based upon EMI consideration as addressed in [\[18\].](#page-10-1) Transphorm GaN MOSFETs are used for power devices. The inductor design becomes one of the very essential factors to achieve such high efficiency, i.e. 97.5% and 99% under

<span id="page-3-3"></span>**TABLE 2.** Core and winding parameters – APH27P60.

<span id="page-3-2"></span>

Core	APH27P60	Volume $(V_e)$	4.15 $cm3$
Initial permeability	60	Window area $(W_A)$	$1.56 \text{ cm}^2$
Outer diameter (O.D)	(with /without) coating) 2.77/2.692 cm	Strand number (p)	10
Inner diameter (L.D)	(with /without coating) 1.41/1.473 cm	Wire diameter (d)	$0.04$ cm (AWG26)
Height (H.T)	(with /without) coating) 1.199/1.118 cm	Cross- sectional area of wire $(W_c)$	$0.129\times10^{-2}$ $\rm cm^2$ (AWG26)
Magnetic path length $(l_e)$	6.35 cm	Winding factor $(K_u)$	$0.3 - 0.4$
Cross- sectional area of $core(A_{e})$	$0.654$ cm <sup>2</sup>	Max. turns $(N_{max})$	35-49

#### <span id="page-4-1"></span>**TABLE 3.** TTP PFC specifications.

<span id="page-4-0"></span>

**FIGURE 6.** Flow chart of the proposed efficiency optimized inductor design.

115V and 264 V, respectively. Therefore, a novel efficiency optimized inductor design, which is aimed to optimize the *converter* losses, is presented.

<span id="page-4-8"></span>*Step 1. Calculate the maximum turn number, N max*

In this paper, the core size with an outer diameter of 2.7 cm (OD270) is selected for meeting the height specification of 1U rack server power  $\left[30\right]$ . Once the core for the inductor is determined, the maximum turn number,  $N_{max}$ , can be calculated using [\(9\)](#page-4-2) which takes into account factors of the winding

factor  $(K_u)$ , the window area  $(W_A)$ , the number of strands in parallel  $(p)$ , and the cross-sectional area of the wire  $(W_c)$ .

<span id="page-4-2"></span>
$$
N_{\text{max}} = \frac{K_u W_A}{pW_c} \tag{9}
$$

#### *Step2. Determine six DC working points*

For the powder core, the DC working points of voltage and current in quarter period can be calculated by  $(10)$  and  $(11)$  to consider the variation of inductance. Under CCM condition, the six DC working points of both voltage and current in quarter period can be calculated as summarized in Table [4.](#page-4-5) The turn-on time can be calculated by the voltage boost ratio formula as shown in  $(12)$  and the results are presented in Table [4.](#page-4-5)

$$
i_{Lk}(k)\Big|_{k=1}^{k=6} = I_{pk}\sin(\omega_{line}\frac{T_{line}}{4}\frac{k}{6})\tag{10}
$$

$$
V_{ack}(t) \Big|_{k=1}^{k=6} = V_{acpk} \sin(\omega_{line} \frac{T_{line}}{4} \frac{k}{6}) \tag{11}
$$

<span id="page-4-6"></span><span id="page-4-4"></span><span id="page-4-3"></span>
$$
T_{ON} = \frac{V_o - |V_{ac}|}{V_o} T_{sw}
$$
 (12)

#### <span id="page-4-5"></span>**TABLE 4.** Working point conditions in different interval.



*Step 3. Calculate current ripples for each working points as DC bias is considered*

Since the inductance values are affected by the current, the current ripple is thus changed as the working points of current vary. To give more practical loss consideration, DC bias is considered. This feature is also reflected by the permeability curve as shown in Fig. [7,](#page-5-0) which is measured with single core and  $N = 49$ . For a specific working point of current, the permeability formula can be derived by curve-fitting using a six-order polynomial as shown in [\(13\).](#page-4-7)

<span id="page-4-7"></span>
$$
\mu_r = a_6 H^6 + a_5 H^5 + a_4 H^4
$$
  
+ 
$$
a_3 H^3 + a_2 H^2 + a_1 H + a_0
$$
 (13)

where  $a_6 = -2.3e-15$ ,  $a_5 = 7.7e-11$ ,  $a_4 = -7.2e-8$ ,  $a_3 =$ 2.46e-5,  $a_2 = -3.12e-3$ ,  $a_1 = -0.123$ ,  $a_0 = 60.84$ 

In general, constant inductance, which gives linear current as shown in Fig.  $8$  (a), is used for core losses calculation [\[13\].](#page-9-12) In reality, non-linear current ripple occurs which is contributed by the DC-bias of inductor core. Figure  $8(b)$  shows the non-linear inductor current ripple. A piecewise linear segment approach [\[22\]](#page-10-5) is used to analyze non-linear inductor current. The number of piecewise linear segment depends upon the turn-on period and the " $\Delta t$ " as shown in Fig. [8 \(b\).](#page-5-1) For example, for the turn-on period is 13.8  $\mu$ s in interval 1,

<span id="page-5-0"></span>

**FIGURE 7.** Permeability curve test with microtest impedance analyzer  $6632 + DC bias system 6243.$ 

and the " $\Delta t$ " = 0.1  $\mu$ s, the number of piecewise linear segment which is used for *maximum* number of iteration for inductor current is 138.

<span id="page-5-1"></span>

**FIGURE 8.** (a) Linear (b) Non-linear current ripple for a specific DC working point.

For a given stack number and the core material, the permeability is calculated by  $(13)$ , the related inductance value can be derived by  $(14)$ , and the linear current ripple calculation formula is showed by [\(15\).](#page-5-3)

As the non-linearity of inductor current is considered, the current in each piecewise line segment is calculated by  $(16)$ , and the non-linear current ripple is derived by [\(17\).](#page-5-5) Notice that the DC-bias effect is reflected in the calculation of inductance,  $L_g$ . The average current in each  $T_{ON}$  can be calculated by [\(18\).](#page-5-6)

$$
L_g = \frac{\mu_o \mu_r (H_{I_g}) A_e N^2}{l_e} SN \tag{14}
$$

$$
\Delta i_{L,linear}(t) \left| \begin{matrix} t = \frac{T_{line}}{2} \\ t = 0 \end{matrix} \right| = \frac{V_{ac}(t)T_{ON}}{L_g} \tag{15}
$$

$$
I_{g+1} = I_g + \frac{V_{ac}(t)}{L_g} \Delta t \tag{16}
$$

$$
\Delta i_{L,non-linear}(t) \Big|_{t=0}^{t=\frac{T_{line}}{2}} = I_{\text{max}} - I_0 \tag{17}
$$

<span id="page-5-6"></span>where  $g = 0, 1...$  max =  $(T_{ON}/\Delta t)$ -1

*Step 4. Determine the minimum turn number N min to retain CCM operation*

The minimum turn number *Nmin* needs to be determined to retain CCM operation in order to reduce the core losses with various stack number.

After calculating the maximum and minimum inductor currents using [\(17\),](#page-5-5) the inductor current ripple,  $\Delta i_L$  is deter-mined. According to Table [4,](#page-4-5) the  $\Delta i_L$  should be less than 200% of the working current. If the calculated  $\Delta i_L$  exceeds this limit, it means CCM operation cannot be retained. The turn number of inductor should be increased until  $\Delta i_L$  is within the desired range for CCM operation. This adjusted turn number is defined as *Nmin*.

For example, for interval number,  $k = 6$ , the working current is 19.4 A, the  $\Delta i_L$ , should be less than 38.8 A, accordingly. As the stack number of core  $= 1$  and turn number of inductor winding is 34, the current ripple is 38.82 A, which is greater than twice of the working current, 38.8 A. Further increase of the turn number to give to minimum turn number of 35 turns will reduce the current ripple to meet the constraint. Similarly, the minimum turn number decreases as stack core number is increased.

*Step 5. Calculate H max*/*min and Find Bmax*/*min*

<span id="page-5-10"></span>The magnetic field intensity is calculated by [\(19\)](#page-5-7) as the current is given by [\(17\).](#page-5-5) The flux density can be derived by the B-H curve of the core as shown in [\(20\)](#page-5-8) for APH(60 $\mu$ ) core which is developed based upon the B-H curve and curve-fitting results [\[31\]. T](#page-10-14)herefore, the  $\Delta B$  and  $B_{pk}$  are calculated by [\(21\)](#page-5-9) which is used for the core losses calculation. In practice, flux saturation should be avoided and 20% of margin is retained. Once the flux density is too large, the turn number is increased to raise the inductance value and thereby reducing the current ripple and the related  $\Delta B$ .

$$
H_{\text{max}/\text{min}} = \frac{0.4\pi N I_{\text{max}/\text{min}}}{l_e}
$$
 (Oe) (19)

 $B_{\text{max}/\text{min}} = b_5 H_{\text{max}/\text{min}}^5 + b_4 H_{\text{max}/\text{min}}^4 + b_3 H_{\text{max}/\text{min}}^3$  $+ b_2 H_{\text{max}/\text{min}}^2 + b_1 H_{\text{max}/\text{min}} + b_0$  (20)

<span id="page-5-11"></span><span id="page-5-9"></span><span id="page-5-8"></span><span id="page-5-7"></span>
$$
\Delta B = B_{\text{max}} - B_{\text{min}}, B_{pk} = 0.5 \Delta B \tag{21}
$$

<span id="page-5-2"></span>where  $b_5 = 2.2e-10$ ,  $b_4 = -5.67e-7$ ,  $b_3 = 5.72e-4$ ,  $b_2 = -0.29$ ,  $b_1 = 81.85, b_0 = -300.57$ 

<span id="page-5-3"></span>*Step 6. Calculate core losses, switching losses, AC copper losses and derive the average value*

#### <span id="page-5-4"></span>A. CALCULATE CORE LOSSES OF INDUCTOR

<span id="page-5-5"></span>Based upon [\(6\),](#page-2-1) the Steinmetz parameters,  $C_m = 326.47$ ,  $x =$ 1.29,  $y = 2.21$  for the selected core as shown in  $[32]$ , and the *Bpk* which is calculated in Step 5.

# B. DERIVE SWITCHING LOSSES OF GAN

<span id="page-6-9"></span>Since the switching losses, *Eon* and *Eoff* , depend upon the of power devices and current, for the GaN used in this paper, the switching losses under different turn on/off current are calculated by  $(7)$ .  $E_{on}$  and  $E_{off}$  for the used GaN are shown in [\[33\]](#page-10-16) which are two curves, respectively. Based upon these two curves[\[33\], th](#page-10-16)e curve-fitting results for Transphorm GaN are shown in  $(22)$  and  $(23)$ , respectively. The switching losses are therefore calculated by [\(7\)](#page-3-4) as  $I_{min} = i_{S,ON}$  and  $I_{max}$ *iS*,*OFF* are given.

$$
E_{ON} \approx -0.0033i_{S,ON}^3 + 0.1188i_{S,ON}^2
$$
  
+ 2.2465i<sub>S,ON</sub> + 46.147 (22)

$$
E_{OFF} \approx 0.0002 i_{S,OFF}^4 - 0.0129 i_{S,OFF}^3
$$
  
+ 0.2674 i\_{S,OFF}^2 - 1.8183 i\_{S,OFF} + 24.766 (23)

where,  $i_{S,ON}$  /  $i_{S,OFF}$ : switch turn-on/off current

### C. CALCULATE AC COPPER LOSSES

Due to the proximity effect, *Rac*increases as the number of winding layer increases. As shown in Fig. [9,](#page-6-2) the maximum number of turns of the  $N_l$  winding layer is derived by  $(4)$ . Since Litz wires are used for winding, the equivalent diameter of winding, *dia*.*eff* , is shown in [\(24\).](#page-6-3) For the APH27P60 core, the maximum number of turns of the first and second layer are  $N_{max,1}$  =32,  $N_{max,2}$  =26 by [\(25\)](#page-6-4) and [\(26\),](#page-6-5) the  $N_l$  can be calculated by $(4)$ . For the specified working points, the current ripple which brings high frequency current harmonics and AC losses depends upon the input voltage, duty cycle, switching frequency and inductance values. The high frequency current harmonics and AC resistance can be calculated by  $(2)$  and  $(3)$ , respectively. The AC copper losses is therefore calculated by the second term of  $(1)$ .

$$
dia._{eff} = \left(\frac{4}{\pi}W_a p\right)^{0.5} \tag{24}
$$

$$
N_{max,1} = \pi \left( \frac{I.D}{dia \cdot \text{eff}} - (2N_l - 1) \right) = 32, \text{ for } N_l = 1 \quad (25)
$$

$$
N_{max,2} = \pi \left( \frac{I.D}{dia \cdot \text{eff}} - (2N_l - 1) \right) = 26, \text{ for } N_l = 2 \tag{26}
$$

# D. DETERMINE AVERAGE CORE LOSSES, SWITCHING LOSSES AND AC COPPER LOSSES

The average value of inductor core losses, AC copper losses and switching losses of GaN per quarter cycle is thus determined by  $(8)$  based upon the "Six-step" method  $[27]$ ,  $[29]$  as summarized in Section [II.](#page-1-0)

# *Step 7. Calculate DC copper losses*

As mentioned in [\[19\], t](#page-10-2)he AC copper losses is smaller as compared to the DC copper losses. Moreover, the winding length of windings, which dominate the copper resistance, are calculated by [\(27\),](#page-6-6) respectively. The symbols, including *O.D*, *I.D*, and *H.T* with coating for the dimension are defined in Fig. [9.](#page-6-2) The equivalent DC resistance of windings is derived

<span id="page-6-2"></span>

<span id="page-6-0"></span>**FIGURE 9.** The core size definition and the copper wire distribution in core window.

<span id="page-6-1"></span>as shown in  $(28)$  and therefore, the DC copper losses can be calculated by the first term of [\(1\).](#page-1-2)

<span id="page-6-7"></span><span id="page-6-6"></span>
$$
l_T = 2(\frac{O.D - I.D}{2} + H.T)N\tag{27}
$$

$$
R_{dc} = \frac{\rho l_T}{W_{aP}}\tag{28}
$$

#### *Step 8. Check the turn number subject to Nmax*

As the turn number of inductor winding is less than the *Nmax* , the turn number is increased and then go to *Step 2* for further calculation. Otherwise, the number of stack core is increased and reinitiate the proposed flow chart for the optimized inductor design.

#### *Step 9. Determine optimal number of turn & stack core*

The total losses calculated in *Step 6* and *Step 7* vs. turn number for a given stack core number can thus be derived as illustrated in Fig. [10](#page-6-8) using stack number  $= 1, 2, 3$  and 4 as an example. Obviously, the increase of stack core number may not provide the optimal solution regarding to the minimization of losses. As shown in Fig. [10,](#page-6-8) the minimum total losses occurs at stack core number  $= 3$  and the turn number  $= 30-37$ . Figure [11](#page-7-1) shows the total losses, including core losses, copper losses and switching losses for single core  $N = 49$ , stack 2

<span id="page-6-8"></span><span id="page-6-5"></span><span id="page-6-4"></span><span id="page-6-3"></span>

**FIGURE 10.** Total losses vs. turn number for a given number of core, APH27P60 cores.

<span id="page-7-1"></span>

**FIGURE 11.** Losses breakdown, based upon analyzed current ripples, from interval 1-6.

(stack number  $= 2$ ) and  $N = 39$ , stack 3 (stack number  $= 3$ ) and  $N = 32$ , stack 4 (stack number = 4) and  $N = 30$ . The optimal case is for stack number  $= 3$ . The total losses are calculated based upon the average core and switching losses from interval 1-6 with analyzed current ripples as introduced in previous section. By Fig. [11,](#page-7-1) the increase of stack core number may not provide the optimal solution regarding to the minimization of total losses.

Apart from efficiency (losses), one of the most essential concerns is the volume of inductor and its core. As stack  $number = 2$  and 3, the effective core volume can be calculated by  $O.D^2H.T$  to give 162 and 243 (cm<sup>3</sup>). Thetotal losses are 23.75 W and 22.99 W, for stack number  $= 2$  and 3, respectively. The difference in between is 0.76 Was shown in Fig. [11,](#page-7-1) which is trivial.

The proposed inductor design method can be applied to any other brand of core. The required change is the data based upon the core datasheet to fully reflect the special feature of the core. The details of the design flow and formula are the same as those for the illustrated example, previously. Due to the paper length limitation, only the results are shown. Fig. [12](#page-7-2) illustrates the loss of CH330060 with different stack core number and turn number. Single core with around 60 turns of winding will give minimum total losses and thus the optimal converter efficiency.

# <span id="page-7-0"></span>**IV. SIMULATION AND EXPERIMENTAL RESULTS**

The proposed optimization design method is carried out and confirmed by simulation results using  $ANSYS^{(R)}$  and test results. As the off-shelf core, APH27P60 is used, the optimal turn number of inductor is 49, 39, 32 for the stack core num $ber = 1, 2, and 3$ , respectively. For other cores, the proposed optimal design procedure can be used to derive similar results with optimal efficiency.

The inductor model is created using  $ANSYS^{(R)}$  PEmag. The physical core and windings are included in model. These inductor models are excited by the voltage source listed in Table [4](#page-4-5) as shown in Fig. [13.](#page-7-3) The flux density derived from

<span id="page-7-2"></span>

<span id="page-7-3"></span>**FIGURE 12.** Loss of CH330060 with different stack core number and turn number.



**FIGURE 13. Equivalent circuit for "Six-step" method.** 

<span id="page-7-4"></span>

**FIGURE 14.** Flux density of core at interval 6, peak current condition with ANSYS® simulation.

ANSYS<sup>®</sup>Transient Solver for the conditions of interval = 6 (the maximum current),  $T_{ON} = 9.2 \mu s$  is illustrated in Fig. [14.](#page-7-4) In the case of a single core, the maximum flux density reaches around 1 Tesla. However, for the cases with stacked core number 2 and 3, the flux density is reduced, as illustrated in Fig. [14.](#page-7-4) The ANSYS simulation losses are shown in Fig[.15.](#page-8-0) As the stack core number increases, there is a slight increase in copper losses due to the longer winding length. However, the core losses reduction is more relevant than the increase of copper losses. Therefore, the inductor losses are reduced. Similar results can also be shown for other intervals under different current conditions. These simulation results fully support the analysis results shown in Section [III.](#page-3-0)

To verify the proposed optimal inductor design method, the test bench are set up as shown in Fig. [16.](#page-8-1) A MCU is used as the controller of the implemented TTP PFC. The measured temperature of inductors is shown in Fig. [17.](#page-8-2) The temperature of inductor with single core is much higher than that with two stack cores as shown in Fig. [17.](#page-8-2) High temperature is

<span id="page-8-0"></span>

(a) Single core with inductor loss = 25.4 W  $@$  full load, interval = 6



(b) Stack 2 core with inductor loss = 24.45 W  $@$  full load, interval = 6



**FIGURE 15.** Losses of inductor at interval 6 with ANSYS® simulation.

<span id="page-8-1"></span>

**FIGURE 16.** Three inductor candidate and TTP PFC test bench.

mainly contributed by larger current ripple and the related core losses.

To verify the calculated currents which are used to analyze and demonstrate the core losses in Fig. [11](#page-7-1) (from interval 1-6), the calculated, simulation and experimental currents are illustrated using interval 6 as an example and listed in Table [5.](#page-8-3) The difference among the calculated, simulation and experimental is trivial. Fig. [18](#page-8-4) shows the losses breakdown and total losses based upon experimental current ripples from interval 1-6. The case of stack core number  $= 3$ 

<span id="page-8-2"></span>

**FIGURE 17.** Temperature of single, stack 2 and stack 3 candidate after reaching the thermal steady state @ 115 V, full load.

<span id="page-8-3"></span>**TABLE 5.** Inductor current ripple, calculated, ANSYS® simulation and experimental results in interval  $k = 6$ .



<span id="page-8-4"></span>

**FIGURE 18.** Losses breakdown, based upon experimental current ripples, from interval 1-6.

<span id="page-8-5"></span>

**FIGURE 19.** Efficiency results, 115 V, measured.

gives the optimized solution which further confirms the proposed efficiency optimized inductor design method.

Figure [19](#page-8-5) and Fig. [20](#page-9-17) show the measured efficiency for the TTP PFC with stack core number  $= 1$ , 2 and 3, under 115 V and 264 V, respectively. The efficiency of single core case deteriorates as compared to that of stack core number = 2 and 3. And the efficiency for the case with stack core

<span id="page-9-17"></span>

<span id="page-9-18"></span>**FIGURE 20.** Efficiency results, 264 V, measured.



**FIGURE 21.** Load transient waveforms from 50% to 100% in stack 2 core condition, CH1: input voltage (200V/div), CH2: input current (20 A/div), CH3: output voltage (200V/div), CH4: output current (5A/div).

<span id="page-9-19"></span>**TABLE 6.** Current harmonics with stack 2 core, IEC61000-3-2 Class A requirement vs. measurement.



number  $= 3$  gives the highest efficiency. However, stack 2 is a compromised solution between the performance and actual implementation if size is considered. Of course, the cost needs to pay is 4.5 W loss (0.29% efficiency lose at full load) for using stack 2 instead of stack 3.

Figure [21](#page-9-18) show the transient response from 50% to 100% load, and the settling time is near 450 ms. The measured input harmonics are shown in Table [6.](#page-9-19) As shown in Table [6,](#page-9-19) the harmonic meet the related requirement, IEC 61000-3-2, Class A in 115Vac, full load condition.

#### <span id="page-9-16"></span>**V. CONCLUSION**

An efficiency optimized design method of inductor considering core, copper and power device losses, for PFC is proposed. Based upon the proposed method, the efficiency

VOLUME 11, 2023 104461

optimization solution to stack number and turn number of inductor considering the total losses is derived.

The contributions of this paper:

- 1) **Propose** a systematic PFC inductor design method to achieve efficiency optimization of *converter*
- 2) **Consider** the *losses* of *both* copper and core losses of inductor, *as well as* the switching losses of power device contributed by inductor
- 3) **Confirm** the proposed efficiency optimization method by ANSYS® simulation and experimental results.

The designed optimized inductor is applied to a GaN-based 1.5 kW Totem-pole PFC for server power and the experimental results show the peak efficiency can go up to 97.5% and 99%, under 115V and 264V of input voltage, respectively. The results fully support the effectiveness of the proposed optimization design method.

#### **REFERENCES**

- <span id="page-9-0"></span>[\[1\]](#page-0-1) *80Plus*. Accessed: Apr. 22, 2023. [Online]. Available: https://www. clearesult.com/80plus
- <span id="page-9-1"></span>[\[2\] D](#page-0-2). M. Mitchell, "AC–DC converter having an improved power factor," U.S. Patent 4 412 277, Oct. 25, 1983.
- <span id="page-9-2"></span>[\[3\] A](#page-0-3). F. de Souza and I. Barbi, "High power factor rectifier with reduced conduction and commutation losses,'' in *Proc. 21st Int. Telecommun. Energy Conf.*, 1999, pp. 8.1.1–8.1.5.
- <span id="page-9-3"></span>[\[4\] D](#page-0-4). Tollik and A. Pietkiewicz, ''Comparative analysis of 1-phase active power factor correction topologies,'' in *Proc. 14th Int. Telecommun. Energy Conf.*, Oct. 1992, pp. 517–523.
- <span id="page-9-4"></span>[\[5\] J](#page-0-5). Liu, W. Chen, J. Zhang, D. Xu, and F. C. Lee, ''Evaluation of power losses in different CCM mode single-phase boost PFC converters via simulation tool,'' in *Proc. Rec. IEEE Ind. Appl. Conf.*, Sep. 2001, pp. 2455–2459.
- <span id="page-9-5"></span>[\[6\] J](#page-0-6). C. Salmon, ''Circuit topologies for PWM boost rectifiers operated from 1-phase and 3-phase AC supplies and using either single or split DC rail voltage outputs,'' in *Proc. IEEE Appl. Power Electron. Conf.*, Mar. 1995, pp. 473–479.
- <span id="page-9-6"></span>[\[7\] Q](#page-0-7). Li, M. A. E. Andersen, and O. C. Thomsen, "Conduction losses and common mode EMI analysis on bridgeless power factor correction,'' in *Proc. Int. Conf. Power Electron. Drive Syst. (PEDS)*, Nov. 2009, pp. 1255–1260.
- <span id="page-9-7"></span>[\[8\] L](#page-0-8). Zhang, Z. Zheng, and X. Lou, ''A review of WBG and Si devices hybrid applications,'' *Chin. J. Electr. Eng.*, vol. 7, no. 2, pp. 1–20, Jun. 2021.
- <span id="page-9-8"></span>[\[9\] F](#page-0-9). F. Wang and Z. Zhang, ''Overview of silicon carbide technology: Device, converter, system, and application,'' *CPSS Trans. Power Electron. Appl.*, vol. 1, no. 1, pp. 13–32, Dec. 2016.
- <span id="page-9-9"></span>[\[10\]](#page-0-10) E. A. Jones, F. F. Wang, and D. Costinett, ''Review of commercial GaN power devices and GaN-based converter design challenges,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 3, pp. 707–719, Sep. 2016.
- <span id="page-9-10"></span>[\[11\]](#page-0-11) Z. Zhang, K. D. T. Ngo, and J. L. Nilles, "Design of inductors with significant AC flux,'' *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 529–539, Jan. 2017.
- <span id="page-9-11"></span>[\[12\]](#page-0-12) D. K. Saini, A. Ayachit, A. Reatti, and M. K. Kazimierczuk, ''Analysis and design of choke inductors for switched-mode power inverters,'' *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2234–2244, Mar. 2018.
- <span id="page-9-12"></span>[\[13\]](#page-0-13) Magnetics. (2020). *Magnetics Powder Cores Catalog*. [Online]. Available: https://www.mag-Inc.com/?lang=en-U.S.
- <span id="page-9-13"></span>[\[14\]](#page-1-7) T. Guillod, P. Papamanolis, and J. W. Kolar, "Artificial neural network (ANN) based fast and accurate inductor modeling and design,'' *IEEE Open J. Power Electron.*, vol. 1, pp. 284–299, 2020.
- <span id="page-9-14"></span>[\[15\]](#page-1-8) P. Papamanolis, T. Guillod, F. Krismer, and J. W. Kolar, ''Minimum loss operation and optimal design of high-frequency inductors for defined core and litz wire,'' *IEEE Open J. Power Electron.*, vol. 1, pp. 469–487, 2020.
- <span id="page-9-15"></span>[\[16\]](#page-1-9) Y. Gao, V. Sankaranarayanan, E. M. Dede, Y. Zhou, F. Zhou, R. W. Erickson, and D. Maksimovic, ''Modeling and design of high-power, high-current-ripple planar inductors,'' *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 5816–5832, May 2022.
- <span id="page-10-0"></span>[\[17\]](#page-1-10) Y. Ishikura, J. Imaoka, M. Noah, T. Aoki, K. Ito, and M. Yamamoto, ''Magnetic design method for multi-material inductor to flatten efficiency curve of power converters within wide load ranges,'' *IEEE Trans. Magn.*, vol. 56, no. 10, pp. 1–8, Oct. 2020.
- <span id="page-10-1"></span>[\[18\]](#page-1-11) Q. Li, M. A. E. Andersen, and O. C. Thomsen, "Research on power factor correction boost inductor design optimization—Efficiency vs. power density,'' in *Proc. 8th Int. Conf. Power Electron.*, May 2011, pp. 728–735.
- <span id="page-10-2"></span>[\[19\]](#page-1-12) A. De Bastiani Lange and M. L. Heldwein, "Optimal inductor design for single-phase three-level bridgeless PFC rectifiers,'' in *Proc. Brazilian Power Electron. Conf. (COBEP)*, Nov. 2017, pp. 1–6.
- <span id="page-10-3"></span>[\[20\]](#page-1-13) Y.-Y. Huang and Y.-S. Lai, ''Novel efficiency optimized inductor design for GaN-based totem-pole PFC,'' in *Proc. IEEE 31st Int. Symp. Ind. Electron. (ISIE)*, Anchorage, AK, USA, Jun. 2022, pp. 933–938.
- <span id="page-10-4"></span>[\[21\]](#page-1-14) M. Bartoli, A. Reatti, and M. K. Kazimierczuk, "Modelling iron-powder inductors at high frequencies,'' in *Proc. IEEE Ind. Appl. Soc. Annu. Meeting*, Oct. 1994, pp. 1225–1232.
- <span id="page-10-5"></span>[\[22\]](#page-2-3) J. Imaoka, K. Okamoto, M. Shoyama, Y. Ishikura, M. Noah, and M. Yamamoto, ''Modeling, magnetic design, simulation methods, and experimental evaluation of various powder cores used in power converters considering their DC superimposition characteristics,'' *IEEE Trans. Power Electron.*, vol. 34, no. 9, pp. 9033–9051, Sep. 2019.
- <span id="page-10-6"></span>[\[23\]](#page-2-4) H. Kosai, Z. Turgut, and J. Scofield, ''Experimental investigation of DCbias related core losses in a boost inductor,'' *IEEE Trans. Magn.*, vol. 49, no. 7, pp. 4168–4171, Jul. 2013.
- <span id="page-10-7"></span>[\[24\]](#page-2-5) J. Wang, N. Rasekh, X. Yuan, and K. J. Dagan, "An analytical method for fast calculation of inductor operating space for high-frequency core loss estimation in two-level and three-level PWM converters,'' *IEEE Trans. Ind. Appl.*, vol. 57, no. 1, pp. 650–663, Jan. 2021.
- <span id="page-10-8"></span>[\[25\]](#page-2-6) J. Muhlethaler, J. Biela, J. W. Kolar, and A. Ecklebe, "Improved coreloss calculation for magnetic components employed in power electronic systems,'' *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 964–973, Feb. 2012.
- <span id="page-10-9"></span>[\[26\]](#page-2-7) W. G. Hurley and W. H. Wölfle, *Transformers and Inductors for Power Electronics: Theory, Design and Applications*. Chichester, U.K.: Wiley, 2013.
- <span id="page-10-10"></span>[\[27\]](#page-2-8) J. Liu Jr., T. G. Wilson, R. C. Wong, R. Wunderlich, and F. C. Lee, ''A method for inductor core loss estimation in power factor correction applications,'' in *Proc. 17th Annu. IEEE Appl. Power Electron. Conf. Expo.*, Jan. 2002, pp. 439–445.
- <span id="page-10-11"></span>[\[28\]](#page-3-5) Z. Liu, X. Huang, F. C. Lee, and Q. Li, "Package parasitic inductance extraction and simulation model development for the high-voltage cascode GaN HEMT,'' *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 1977–1985, Apr. 2014.
- <span id="page-10-12"></span>[\[29\]](#page-3-6) Q. Wu, F. C. Lee, T. G. Wilson Jr., J. Waite, and L. Cividino, "A new simulation method of loss estimation in power factor correction converters,'' in *Proc. CPES Power Electron. Seminar*, Blacksburg, VA, USA, Sep. 2000, pp. 257–260.
- <span id="page-10-13"></span>[\[30\]](#page-4-8) Intel. *Intel Server Chassis R1000WF Family*. Accessed: Sep. 7, 2023. [Online]. Available: https://www.intel.com/content/www/us/en/products/ details/servers/server-chassis/r1000wf
- <span id="page-10-14"></span>[\[31\]](#page-5-10) Amogreentech. *Magnetizing Curve*. Accessed: Feb. 6, 2023. [Online]. Available: http://www.techmount.com.tw
- <span id="page-10-15"></span>[\[32\]](#page-5-11) Amogreentech. (2015). *High Efficiency Magnetic Powder Cores*. [Online]. Available: http://www.techmfount.com.tw
- <span id="page-10-16"></span>[\[33\]](#page-6-9) V. D. Vukic, J. Mrvic, and V. A. Katic, "Comparison of the switching energy losses in cascode and enhancement-mode GaN HEMTs,'' in *Proc. 20th Int. Symp. Power Electron.*, Oct. 2019, pp. 1–5.



YONG-YI HUANG (Student Member, IEEE) received the B.S. degree in electrical engineering from the National Taipei University of Technology, Taipei, Taiwan, in 2016, where he is currently pursuing the Ph.D. degree in electrical engineering.

His current research interests include the design of switching power converters and DSP implementation of digital controlled power converters.



YEN-SHIN LAI (Fellow, IEEE) received the M.S. degree in electronic engineering from the National Taiwan University of Science and Technology, Taipei, Taiwan, and the Ph.D. degree in electronic engineering from the University of Bristol, Bristol, U.K.

In 1987, he joined the Department of Electrical Engineering, National Taipei University of Technology, Taipei, where he served as the Chairperson, from 2003 to 2006. He has been a Full

Professor, since 1999, a Distinguished Professor, since 2006, and the Chair Professor, since 2013. His research interests include control of power converters, inverters, and motor drives. He is an Editor of IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS and the Co-Editor-in-Chief of IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS.