

RESEARCH ARTICLE

High Current Density Vertical Nanowire TFETs With $I_{60} > 1 \mu\text{A}/\mu\text{m}$

GAUTHAM RANGASAMY^{ID}, ZHONGYUNSHEN ZHU^{ID}, AND LARS-ERIK WERNERSSON^{ID}

Department of Electrical and Information Technology, Lund University, 221 00 Lund, Sweden

Corresponding author: Gautham Rangasamy (gautham.rangasamy@eit.lth.se)

This work was supported in part by the Swedish Research Council, in part by the European Union H2020 Program SEQUENCE under Grant 871764, and in part by the European Research Council through the Dynamic Properties of Ferroelectric III-V MOSFETs under Grant 101019147.

ABSTRACT We present experimental data for a vertical, 22-nm-diameter InAs/(In)GaAsSb nanowire Tunnel Field-Effect Transistor that exhibits the highest reported I_{60} of $1.2 \mu\text{A}/\mu\text{m}$, paving the way for low power applications. The transistor reaches a minimum subthreshold swing of 43 mV/dec at $V_{DS} = 300$ mV with a sub-60 mV/dec operation over a wide current range. Combined with a high transconductance of $205 \mu\text{S}/\mu\text{m}$, the ON-current for the same device is $18.6 \mu\text{A}/\mu\text{m}$ at $V_{DS} = 300$ mV for I_{OFF} of $1 \text{nA}/\mu\text{m}$.

INDEX TERMS Vertical nanowires, III-V, TFETs, steep-slope, source engineering.

I. INTRODUCTION

TFETs employ band-to-band tunneling (BTBT) and operate with subthreshold swing (SS) below 60 mV/dec, a physical limitation for MOSFETs. The associated possibility to operate at reduced voltage makes TFETs a viable alternative to MOSFETs in low power applications [1], [2], [3]. A variety of material systems, including Si, strained Si, SiGe, carbon nanotubes, and III-V materials have been utilized to demonstrate TFETs [4], [5], [6], [7], [8], [9], [10], [11], [12], [13]. Among them, III-V heterostructure semiconductors have emerged as the most promising, due to their low effective mass, direct bandgap, and flexible band engineering supporting detailed heterostructure design at the source-channel junction [14], [15], [16]. For implementation, the gate-all-around architecture (GAA) provides the best electrostatic control and combined with the ease of growing vertical III-V heterostructure nanowires with small footprint and excellent scalability, vertical III-V nanowire TFETs emerge as strong contenders for MOSFETs at low power levels [17], [18].

In the recent international roadmap for devices and systems (IRDS), GAA and vertical III-V nanowire TFETs are considered candidates for extending Moore's law [19]. The report notes two constraints for TFETs as MOSFET replacement,

The associate editor coordinating the review of this manuscript and approving it for publication was Chong Leong Gan ^{ID}.

namely, the inability to exhibit $SS < 60$ mV/dec for a wide range of current levels and the on-state current being too low for reasonable performance. In this regard, I_{60} (defined as the highest current level where the subthreshold characteristics exhibit a transition from sub- to super-60 mV/decade behavior) is a key metric. For MOSFETs, the current at threshold voltage is around $1 \mu\text{A}/\mu\text{m}$ [20]. Thereby, for TFETs to be competitive against MOSFETs in low-power applications, I_{60} of 1-10 $\mu\text{A}/\mu\text{m}$ is needed and further efforts are required to balance the on-state and off-state performance. Despite the potential of compound semiconductors for achieving high I_{60} and sharp switching behaviour, their practical demonstration has so far been hindered by the challenges of obtaining high-quality gate-dielectrics and defect-free tunnel junctions [2].

In this work, we demonstrate an enhancement-mode vertical InAs/(In)GaAsSb nanowire TFET by carefully engineering the heterostructure band alignment with the introduction of an InAsSb segment and source doping selection. Measured device performance demonstrates record I_{60} of $1.2 \mu\text{A}/\mu\text{m}$ at V_{DS} of 500 mV and is favorably compared with other TFETs, showing a clear improvement in device characteristics. Furthermore, at V_{DS} of 0.1 V, the device shows three orders of current with $SS < 60$ mV/dec, with a minimum achieved SS of 43 mV/dec at V_{DS} of 0.3 V. The ON-current (I_{ON}) of the device is $18.6 \mu\text{A}/\mu\text{m}$ at $V_{DS} = 300$ mV and $40 \mu\text{A}/\mu\text{m}$ at




FIGURE 1. (a) SEM image of vertical III-V nanowire used for TFET fabrication (b) Flow chart of processing with schematic illustration of device cross section at different process steps indicated by the numbers above the illustrations.

$V_{DS} = 500$ mV for off-current (I_{OFF}) of $1 \text{ nA}/\mu\text{m}$, showing a very good on-state performance.

II. FABRICATION

A flow chart of processing along with schematic diagram of device at key process steps are shown in Fig 1 (b). The starting substrate was highly resistive Si (111) substrate ($\rho > 12 \text{ k}\Omega\text{m}$) integrated with 260 nm n^+ -InAs buffer layer grown on top. Au dots with 24-nm diameter were prepatterned on the InAs layer by electron beam lithography (EBL) and polymethyl methacrylate-based lift-off. The InAs/(In)GaAsSb nanowires were grown at 470°C using the Au dots with metal-organic vapor phase epitaxy (MOVPE) based on vapor-liquid-solid (VLS) process. First, 150-nm -long n -doped InAs nanowires were grown as the drain material using precursors of trimethylindium (TMIn) and arsine (AsH_3). Tetraethyltin (TESn) was used for Sn doping with a ratio of $\text{TESn}/\text{TMIn} = 5$, corresponding to an estimated doping of $1 \times 10^{19} \text{ cm}^{-3}$ [15]. Non-intentionally doped (nid) InAs channels with a length of 100 nm were subsequently grown, with an estimated background doping of $1 \times 10^{17} \text{ cm}^{-3}$. This was followed by 300-nm -long p -doped (In)GaAsSb source segments using precursors of trimethylgallium (TMGa), trimethylantimony (TMSb), and arsine (AsH_3) with a gas phase composition of $\text{AsH}_3/(\text{AsH}_3 + \text{TMSb}) = 0.18$. Here, diethylzinc (DEZn) was utilized as the p -type dopant in the source material with an estimated doping of $1.4 \times 10^{19} \text{ cm}^{-3}$.

A SEM image of the nanowire with different segments and the positions of the heterostructure is shown in Fig. 1 (a). A significant modification of the source segment was done on the presented TFET structure from our previous work

[21], [22]. GaSb was removed from the source segment and a nid-InAsSb segment is introduced as part of the channel between the source and the InAs segment. This is achieved by delaying the Zn dopant introduction in the source by 8 s (corresponding to an increase of $\sim 10 \text{ nm}$ in length from the heterostructure). In addition, the nominal Zn doping is increased by 40% from $1 \times 10^{19} \text{ cm}^{-3}$ to $1.4 \times 10^{19} \text{ cm}^{-3}$. The change in both Zn doping position and concentration lowers the valence and conduction band in the source adjacent to the tunnel junction and thus reduces the effective tunnel barrier and increases the tunneling energy window, thereby increasing the tunnelling transmission probability [23], [24]. Fig. 2 compares the bulk band-edge simulation of the heterostructure presented in this work along with our previous generation device at V_{DS} of 300 mV [21]. The simulation shows that the modification to the heterostructure results in the tunneling energy window, ΔE , being increased while the tunnelling length has been reduced by more than 30% ($Z_1 (6.1 \text{ nm}) < Z_2 (9.1 \text{ nm})$ in Fig. 2). This is expected, as InAsSb has narrower bandgap in comparison to InAs and thereby it reduces the tunneling length. Similar design has been utilized in Esaki diodes as well, where the incorporation of a narrow bandgap material in between the p and n segments increases the current density [25]. Furthermore, due to Fermi level pinning close to the conduction band edge of InAs in our previous device, the threshold voltage observed in those InAs channel TFETs were negative, leading to a depletion mode device. We mitigated the Fermi level pinning by switching part of the channel material to InAsSb and observe a positive threshold voltage and an enhancement mode for the new devices. The removal of the GaSb segment decreased the thermal budget of the growth as well.




FIGURE 2. Bulk band-edge simulation of heterostructure presented in this work compared with our previous generation device [21] at V_{DS} of 300 mV.

After the growth, three successive cycles of digital etching with ozone oxidation and reduction in citric acid were performed selectively to reduce the InAs segment diameter from 40 nm to the desired diameter of 22 nm. After digital etching, a trilayer of 1 nm Al_2O_3 / 3 nm HfO_2 / 30 nm Al_2O_3 were deposited using atomic layer deposition (ALD) at temperatures of 300 °C, 120 °C, and 100 °C respectively. After the trilayer was deposited, S1813 photoresist was spun and etched in RIE with oxygen plasma to define the first spacer height. After this definition, the 30-nm-thick Al_2O_3 is etched away in HF (1:400), leaving 1 nm Al_2O_3 / 3 nm HfO_2 bilayer behind which forms the gate dielectric, with an effective oxide thickness (EOT) of 1 nm. The nanowires were sputtered with 30-nm-thick Tungsten to form the gate layer. The gate length was defined by spin coating the sample with S1813 photoresist and etching the resist back in RIE to the desired gate length. The exposed Tungsten was removed with SF_6 / Ar plasma in RIE. The effective gate length was about 100 nm. In the following step, the gate pad was defined using UV lithography and RIE to remove Tungsten in the exposed areas. A mesa formation step was introduced to etch away the first spacer and the underlying InAs to isolate the individual nanowires. This was followed by ALD deposition of 10 nm Al_2O_3 at 100 °C as a second spacer for isolating the gate from the source. Via-holes were defined with UV lithography and RIE to make contacts. High-k was removed from the via with HF (1:400). Finally, contacts to the nanowires were made by depositing 10 nm Ni and 200 nm Au. The probe pads are defined using UV lithography and wet etching.

III. RESULTS AND DISCUSSION

The transistor is characterized in a common source configuration with the top contact grounded. The currents presented in the paper are normalized to the circumference of the 22 nm diameter InAs segment. Fig. 3(a) shows the transfer characteristics; the device exhibits a good electrostatic control, confirmed by the low drain-induced barrier lowering of 8 mV/V.




FIGURE 3. (a) Measured transfer characteristics of the device for V_{DS} of 0.1 to 0.5 V with steps of 0.1 V and (b) respective subthreshold swing vs drain current. The lowest slope is 43 to 48 mV/dec for V_{DS} of 0.1 to 0.5 V, respectively.




FIGURE 4. (a) Output characteristics of the device. The maximum current of 40 $\mu A/\mu m$ was obtained at $V_{DS} = V_{GS} = 0.5$ V. (b) The transconductance of transistor for V_{DS} of 0.1 to 0.5 V with steps of 0.1 V, reaching a maximum of 205 $\mu S/\mu m$ at $V_{DS} = 0.5$ V.

The gate current is two orders lower than the drain current. Effects of ambipolarity are observed for $V_{GS} < -200$ mV. As seen in Fig. 3(b) the devices achieve SS below 60 mV/dec for current levels between 0.5 nA/ μm to 1.2 $\mu A/\mu m$. The lowest SS is 43 mV/dec measured at V_{DS} of 0.3 V. The device shows I_{ON} of 18.6 $\mu A/\mu m$ at V_{DS} of 0.3 V for $I_{OFF} = 1$ nA/ μm . To confirm the sub-60 operation current levels, we swept the gate bias in both directions. The same I_{60} values was measured regardless of gate sweep direction, indicating that trapping in the gate oxide is not responsible for sub-thermal SS observed. We observe that $I_{60,min}$ increases with the V_{DS} due to increased ambipolar current and slight increase in source-drain leakage current. The fluctuations seen in Fig. 3(b) is attributed to oxide defects [26].

Fig. 4(a) shows the output characteristics of the device, exhibiting a superlinear behaviour. The presence of negative differential resistance (NDR) with peak to valley current ratio (PVCR) of 11.1 at V_{GS} of 0.5 V, confirms the presence of a high-quality tunneling junction within the TFET. The slight fluctuations in the drain current are attributed to discrete charge trapping in oxide and interface defects present in the nanowire [26]. The saturation current reaches a maximum




FIGURE 5. a) I_{ON} versus I_{60} at V_{DS} of 0.3 V unless stated otherwise and b) peak transconductance versus I_{60} used for different types of state-of-the-art TFET based on both homo- and heterojunction designs. Among the presented devices, our TFET features the highest I_{60} .

of $40 \mu\text{A}/\mu\text{m}$ at $V_{DS} = 0.5 \text{ V}$, while R_{ON} is evaluated to be $12 \text{ k}\Omega\mu\text{m}$ with a maximum transconductance (g_m) of $205 \mu\text{S}/\mu\text{m}$ at $V_{DS} = 0.5 \text{ V}$ (Fig. 3(b)).

Our previous generation device achieved a minimum SS of $48 \text{ mV}/\text{dec}$ at V_{DS} of 300 mV and I_{60} of $0.31 \mu\text{A}/\mu\text{m}$ at V_{DS} of 500 mV [21]. In comparison, we improve minimum SS by $5 \text{ mV}/\text{dec}$ and increase I_{60} by $0.89 \mu\text{A}/\mu\text{m}$. A reduction of $5 \text{ mV}/\text{dec}$ in SS increases the gate voltage range under which device remains in subthermal operation by 44 mV . Alternatively, by quadrupling the I_{60} from $0.31 \mu\text{A}/\mu\text{m}$ to $1.2 \mu\text{A}/\mu\text{m}$, we increase the gate voltage window by 30 mV . Based on this observation, we recommend improving minimum SS of TFETs targeting voltage mode circuit operation while improving I_{60} might be more important for current mode circuit operation utilizing the improved transconductance efficiency.

For benchmarking, we consider the balance between the on- and off-state, highlighted by the I_{ON} , g_m and SS. A low SS is a result of high energy filtering of the Fermi-Dirac exponential tail of the carrier distribution in the source. With higher source doping, part of this exponential tail is no longer filtered and thereby deteriorates SS, although it leads to higher g_m and I_{ON} . The minimum SS depends on the bandgap, V_{DD} and I_{OFF} , which are determined by the targeted application [20], [24]. Therefore, to compare various TFET configurations presented in literature, we use I_{60} , which is independent to V_{DD} , I_{OFF} or the gate work function. Fig. 5(a) shows the benchmark of I_{ON} vs I_{60} for different state-of-the-art TFETs at V_{DS} of 0.3 V , unless stated otherwise. I_{ON} is dependent on the maturity level of technology, thereby we find derivatives of transfer characteristics in the on-state to be more appropriate metric than ON currents [27]. Fig. 5(b) shows peak g_m vs I_{60} . Among the devices presented

here, the reported TFET exhibits the highest I_{60} , I_{ON} and peak g_m , demonstrating great promise for low-power applications. The presented data shows that fine tuning of the device material parameters has the potential to improve the TFET device performance. Additionally, a post-fabrication annealing of drain and source contacts could further improve the device's performance [28].

IV. CONCLUSION

We have demonstrated a vertical InAs/(In)GaAsSb nanowire TFET with the ability to operate below $60 \text{ mV}/\text{decade}$ over a wide current range. By optimizing the source material selection, we achieved the highest I_{60} of $1.2 \mu\text{A}/\mu\text{m}$ at V_{DS} of 0.5 V . The combination of high I_{60} and minimum SS current of $0.28 \mu\text{A}/\mu\text{m}$ at V_{DS} of 0.5 V with a high transconductance of $205 \mu\text{S}/\mu\text{m}$ results in an almost $2\times$ I_{ON} increase and shows promise for low power applications.

REFERENCES

- [1] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, no. 7373, pp. 329–337, Nov. 2011, doi: 10.1038/nature10679.
- [2] S. Datta, W. Chakraborty, and M. Radosavljevic, "Toward attojoule switching energy in logic transistors," *Science*, vol. 378, no. 6621, pp. 733–740, Nov. 2022, doi: 10.1126/science.ade7656.
- [3] A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proc. IEEE*, vol. 98, no. 12, pp. 2095–2110, Dec. 2010, doi: 10.1109/JPROC.2010.2070470.
- [4] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, and S. Lee, "Vertical Si-nanowire n -type tunneling FETs with low subthreshold swing ($\leq 50 \text{ mV}/\text{decade}$) at room temperature," *IEEE Electron Device Letters*, vol. 32, no. 4, pp. 437–439, May 2011, doi: 10.1109/LED.2011.2106757.
- [5] M. H. R. Ansari, S. Cho, and B.-G. Park, "More physical understanding of current characteristics of tunneling field-effect transistor leveraged by gate positions and properties through dual-gate and gate-all-around structuring," *Appl. Phys. A, Solids Surf.*, vol. 126, no. 11, p. 839, Oct. 2020.
- [6] T. Krishnamohan, D. Kim, S. Raghunathan, and K. Saraswat, "Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and $\ll 60 \text{ mV}/\text{dec}$ subthreshold slope," in *IEDM Tech. Dig.*, Dec. 2008, pp. 1–3, doi: 10.1109/IEDM.2008.4796839.
- [7] A. Villalon, C. L. Royer, M. Cassé, D. Cooper, B. Prévitali, C. Tabone, J.-M. Hartmann, P. Perreau, R. Rivallin, J.-F. Damlencourt, F. Allain, F. Andrieu, O. Weber, O. Faynot, and T. Poiroux, "Strained tunnel FETs with record I_{ON} : first demonstration of ETSOI TFETs with SiGe channel and RSD," in *Proc. Symp. VLSI Technol. (VLSIT)*, 2012, pp. 49–50, doi: 10.1109/VLSIT.2012.6242455.
- [8] X. Zhao, A. Vardi, and J. A. del Alamo, "Sub-thermal subthreshold characteristics in top-down InGaAs/InAs heterojunction vertical nanowire tunnel FETs," *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 855–858, Jul. 2017, doi: 10.1109/LED.2017.2702612.
- [9] C. Convertino, C. B. Zota, Y. Baumgartner, P. Staudinger, M. Sousa, S. Mauthe, D. Caimi, L. Czornomaz, A. M. Ionescu, and K. E. Moselund, "Sub-thermionic scalable III-V tunnel field-effect transistors integrated on Si (100)," in *IEDM Tech. Dig.*, Dec. 2019, p. 37, doi: 10.1109/IEDM19573.2019.8993610.
- [10] A. Alian, S. E. Kazzi, A. Verhulst, A. Milenin, N. Pinna, T. Ivanov, D. Lin, D. Mocuta, and N. Collaert, "Record $47 \text{ mV}/\text{dec}$ top-down vertical nanowire InGaAs/GaAsSb tunnel FETs," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2018, pp. 133–134, doi: 10.1109/VLSIT.2018.8510619.
- [11] G. Dewey, B. Chu-Kung, J. Boardman, J. M. Fastenau, J. Kavalieros, R. Kotlyar, W. K. Liu, D. Lubyshchev, M. Metz, N. Mukherjee, P. Oakley, R. Pillarisetty, M. Radosavljevic, H. W. Then, and R. Chau, "Fabrication, characterization, and physics of III-V heterojunction tunneling field effect transistors (H-TFET) for steep sub-threshold swing," in *IEDM Tech. Dig.*, Dec. 2011, p. 33, doi: 10.1109/IEDM.2011.6131666.
- [12] C. Convertino, C. B. Zota, H. Schmid, D. Caimi, L. Czornomaz, A. M. Ionescu, and K. E. Moselund, "A hybrid III-V tunnel FET and MOSFET technology platform integrated on silicon," *Nature Electron.*, vol. 4, no. 2, pp. 162–170, Feb. 2021, doi: 10.1038/s41928-020-00531-3.

- [13] S. Kim, G. Myeong, W. Shin, H. Lim, B. Kim, T. Jin, S. Chang, K. Watanabe, T. Taniguchi, and S. Cho, "Thickness-controlled black phosphorus tunnel field-effect transistor for low-power switches," *Nature Nanotechnol.*, vol. 15, no. 3, pp. 203–206, Mar. 2020, doi: [10.1038/s41565-019-0623-7](https://doi.org/10.1038/s41565-019-0623-7).
- [14] E. Memisevic, J. Svensson, E. Lind, and L.-E. Wernersson, "InAs/InGaAsSb/GaSb nanowire tunnel field-effect transistors," *IEEE Trans. Electron Devices*, vol. 64, no. 11, pp. 4746–4751, Nov. 2017, doi: [10.1109/TED.2017.2750763](https://doi.org/10.1109/TED.2017.2750763).
- [15] E. Memisevic, J. Svensson, M. Hellenbrand, E. Lind, and L.-E. Wernersson, "Scaling of vertical InAs–GaSb nanowire tunneling field-effect transistors on Si," *IEEE Electron Device Lett.*, vol. 37, no. 5, pp. 549–552, May 2016, doi: [10.1109/LED.2016.2545861](https://doi.org/10.1109/LED.2016.2545861).
- [16] K. Tomioka, H. Gamo, J. Motohisa, and T. Fukui, "Vertical gate-all-around tunnel FETs using InGaAs nanowire/Si with core-multishell structure," in *IEDM Tech. Dig.*, 2020, p. 21, doi: [10.1109/IEDM13553.2020.9371991](https://doi.org/10.1109/IEDM13553.2020.9371991).
- [17] Z. Zhu, A. E. O. Persson, and L.-E. Wernersson, "Reconfigurable signal modulation in a ferroelectric tunnel field-effect transistor," *Nature Commun.*, vol. 14, no. 1, p. 2530, May 2023, doi: [10.1038/s41467-023-38242-w](https://doi.org/10.1038/s41467-023-38242-w).
- [18] Z. Zhu, A. E. Persson, and L.-E. Wernersson, "Sensing single domains and individual defects in scaled ferroelectrics," *Sci. Adv.*, vol. 9, no. 5, p. eade7098, 2023. [Online]. Available: <https://www.science.org/doi/abs/10.1126/sciadv.ade7098>
- [19] *The International Roadmap for Devices and Systems—Beyond CMOS and Emerging Materials Integration*. IEEE Press, Piscataway, NJ, USA, 2022.
- [20] W. G. Vandenberghe, A. S. Verhulst, B. Sorée, W. Magnus, G. Groeseneken, Q. Smets, M. Heyns, and M. V. Fischetti, "Figure of merit for and identification of sub-60 mV/decade devices," *Appl. Phys. Lett.*, vol. 102, no. 1, Jan. 2013, Art. no. 013510, doi: [10.1063/1.4773521](https://doi.org/10.1063/1.4773521).
- [21] E. Memisevic, J. Svensson, M. Hellenbrand, E. Lind, and L.-E. Wernersson, "Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with $S = 48$ mV/decade and $I_{\text{on}} = 10 \mu\text{A}/\mu\text{m}$ for $I_{\text{off}} = 1$ nA/ μm at $v_{\text{ds}} = 0.3$ V," in *IEDM Tech. Dig.*, Dec. 2016, p. 19, doi: [10.1109/IEDM.2016.7838450](https://doi.org/10.1109/IEDM.2016.7838450).
- [22] A. Krishnaraja, J. Svensson, E. Memisevic, Z. Zhu, A. R. Persson, E. Lind, L. R. Wallenberg, and L.-E. Wernersson, "Tuning of source material for InAs/InGaAsSb/GaSb application-specific vertical nanowire tunnel FETs," *ACS Appl. Electron. Mater.*, vol. 2, no. 9, pp. 2882–2887, Sep. 2020.
- [23] E. Lind, E. Memisevic, A. W. Dey, and L.-E. Wernersson, "III-V heterostructure nanowire tunnel FETs," *IEEE J. Electron Devices Soc.*, vol. 3, no. 3, pp. 96–102, May 2015, doi: [10.1109/JEDS.2015.2388811](https://doi.org/10.1109/JEDS.2015.2388811).
- [24] J. Min, J. Wu, and Y. Taur, "Analysis of source doping effect in tunnel FETs with staggered bandgap," *IEEE Electron Device Lett.*, vol. 36, no. 10, pp. 1094–1096, Oct. 2015, doi: [10.1109/LED.2015.2466676](https://doi.org/10.1109/LED.2015.2466676).
- [25] T. A. Richard, E. I. Chen, A. R. Sugg, G. E. Höfler, and N. Holonyak, "High current density carbon-doped strained-layer GaAs (p+)-InGaAs(n+)-GaAs(n+) p-n tunnel diodes," *Appl. Phys. Lett.*, vol. 63, no. 26, pp. 3613–3615, Dec. 1993, doi: [10.1063/1.110065](https://doi.org/10.1063/1.110065).
- [26] E. Memisevic, M. Hellenbrand, E. Lind, A. R. Persson, S. Sant, A. Schenk, J. Svensson, R. Wallenberg, and L.-E. Wernersson, "Individual defects in InAs/InGaAsSb/GaSb nanowire tunnel field-effect transistors operating below 60 mV/decade," *Nano Lett.*, vol. 17, no. 7, pp. 4373–4380, Jul. 2017, doi: [10.1021/acs.nanolett.7b01455](https://doi.org/10.1021/acs.nanolett.7b01455).
- [27] G. Doornbos and M. Passlack, "Benchmarking of III-V n-MOSFET maturity and feasibility for future CMOS," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1110–1112, Oct. 2010, doi: [10.1109/LED.2010.2063012](https://doi.org/10.1109/LED.2010.2063012).
- [28] Z. Zhu, J. Svensson, A. Jönsson, and L.-E. Wernersson, "Performance enhancement of GaSb vertical nanowire p-type MOSFETs on Si by rapid thermal annealing," *Nanotechnology*, vol. 33, no. 7, Nov. 2021, Art. no. 075202, doi: [10.1088/1361-6528/ac3689](https://doi.org/10.1088/1361-6528/ac3689).



GAUTHAM RANGASAMY received the M.Sc. degree in electrical engineering from Technische Universiteit Delft (TU Delft), The Netherlands, in 2016. He is currently pursuing the Ph.D. degree with the Electromagnetics and Nanoelectronics Group, Lund University. His research interest includes vertical III–V nanowire-based TFETs.



ZHONGYUNSHEN ZHU received the M.Sc. degree in electrical engineering from ShanghaiTech University, China, in 2018. He is currently pursuing the Ph.D. degree with the Electromagnetics and Nanoelectronics Group, Lund University. He works mainly on epitaxy and processing development of III–V heterostructure nanowires for nanoscale electronic devices, including MOSFETs and TFETs. Currently, he focuses on the integration of III–V vertical nanowires with ferroelectric high-k film to achieve steep-slope devices for low power applications and reconfigurable devices potentially for neuromorphic systems.



LARS-ERIK WERNERSSON received the M.S. and Ph.D. degrees in solid-state physics from Lund University, Lund, Sweden, in 1993 and 1998, respectively. He was with the University of Notre Dame, Notre Dame, IN, USA, from 2002 to 2003. Since 2005, he has been a Professor in nanoelectronics with Lund University. He has authored or coauthored more than 200 scientific articles. His current research interests include nanowire- and tunneling-based nanoelectronic devices and circuits for low-power electronics and wireless communication. He was a recipient of two individual career grants. He was a Coordinator of the H2020 Project INSIGHT and currently coordinates the H2020 Project SEQUENCE. He was a recipient of the Prestigious ERC Grant for the Project DYNAMISM. He has served as an Editor for the IEEE TRANSACTIONS ON NANOTECHNOLOGY.

...