

Received 20 July 2023, accepted 2 August 2023, date of publication 9 August 2023, date of current version 16 August 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3303809

RESEARCH ARTICLE

Design Trends and Perspectives of Digital Low Dropout Voltage Regulators for Low Voltage Mobile Applications: A Review

LI FANG LAI¹, HARIKRISHNAN RAMIAH¹ , (Senior Member, IEEE), YEE-CHYAN TAN²,
NAI SHYAN LAI³, CHEE-CHEOW LIM³, YONG CHEN^{1,4,5,6} , (Senior Member, IEEE),
PUI-IN MAK^{1,4,5,6} , (Fellow, IEEE), AND RUI P. MARTINS^{1,4,5,6,7} , (Fellow, IEEE)

¹Department of Electrical Engineering, Faculty of Engineering, University of Malaya, Kuala Lumpur 50603, Malaysia

²Department of Electronic Engineering, Faculty of Green Engineering and Technology, Universiti Tunku Abdul Rahman, Kampar, Perak 31900, Malaysia

³School of Engineering, Asia Pacific University of Technology & Innovation, Kuala Lumpur 57000, Malaysia

⁴State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China

⁵Institute of Microelectronics, University of Macau, Macau, China

⁶Department of ECE, Faculty of Science and Technology, University of Macau, Macau, China

⁷Instituto Superior Técnico, Universidade de Lisboa, 1649-004 Lisbon, Portugal (On leave)

Corresponding authors: Hari Krishnan Ramiah (hrkhari@um.edu.my) and Yong Chen (ychen@um.edu.mo)

This work was supported in part by the Research University (RU) Grant—Faculty Program under Grant GPF056B-2020 and Grant MG024-2022; and in part by the Science and Technology Development Fund, Macau, under Grant SKL-AMSV(UM)-2023-2025.

ABSTRACT Low-dropout (LDO) voltage regulator has fascinated industry professionals and academia for the past few decades, and this trend is expected to continue in the coming years. The high demand for a stable linear regulator architecture that performs well in systems-on-chip (SoC) power management integrated circuits (PMICs) is a key factor driving innovation with different complementary metal-oxide-semiconductor (CMOS) technologies. Yet, there are several performance parameter trade-offs to be considered, such as transient response, output ripple, area, power efficiency, supply voltage range, and current efficiency in the current LDO design architecture. All these parameter trade-offs become more severe during the back-end CMOS processes with additional limitations, for example, channel length modulation, stress sensitivity, and power leakage, among others. Therefore, this paper presents an overview and comparison of various digital LDO (DLDO) topologies, functionalities, and performance specifications, which can serve as a virtual study or reference for others.


INDEX TERMS Digital low-dropout (DLDO) regulators, synchronous, analog-assisted, hybrid, asynchronous, event-driven, self-clocked, power management integrated circuit (PMIC), system-on-chip (SoC), CMOS process.

I. INTRODUCTION

The emergence of body communications [1], [2], high-speed wireless [3], [4], and wireline [5], [6], [7], [8], [9] communications have spurred innovation in system-on-chip (SoC) power management integrated circuits (PMICs). Typical electronic devices may consist of multiple modules, each with varying voltage, power, and current requirements [10]. For example, a low-energy Bluetooth transceiver module might operate with a 1-V supply voltage and consume power

10 mW [11], while a low noise amplifier (LNA) might operate with a >1.2-V supply voltage [12], [13], [14], [15]. Hence, a dedicated power converter is necessitated for each module to operate at the optimum voltage level. The area limitation has become one of the major challenges in PMICs, as each module, involving the respective power converter, occupies a dedicated core area. Thus, it is vital to reduce silicon area for cost savings while keeping the requirements of the power supply [10].

The PMICs with various outputs have been widely used to power multiple modules in a single portable device [10]. Power converters can be categorized into two major types:

The associate editor coordinating the review of this manuscript and approving it for publication was Vitor Monteiro .

linear and switching. A linear power converter has low efficiency but can produce a smooth and stable output voltage [16], while a switching-type power converter has higher efficiency and can step-up or step-down the voltage. However, switching-type converters are mostly complicated in circuit design and contribute to ripples and noise at the output node due to the switching operation. A typical hybrid type of the SoC PMIC module, as shown in Figure 1, consists of a switching power converter (e.g., DC-DC converter) and parallel linear power converters, such as low-dropout (LDO) regulators cascaded to the output of the switching converter [17]. Such an approach enables a single switching power converter to connect to multiple linear power converters, thus reducing the duplication of dedicated power converters and overall components count, while combining the advantages of both linear and switching power converters [18]. In this review, the linear power converters or linear voltage regulators will be studied and investigated. Also, among the different types of LDOs, only the state-of-the-art digital LDOs (DLDOs) and their respective topologies are comprehensively reviewed and discussed.




FIGURE 1. Block diagram of the typical SoC PMIC with the single DC-DC converter.

Apart from that, off-chip power supply occupies a large area, which prompts the development of battery-less SoC, as shown in Figures 2 and 3, incorporating energy harvesting (EH) solutions to replace the usage of the batteries. EH is achieved with different ambient energy sources, such as solar [19], thermal [20], piezoelectric [21], electromagnetic, or radio frequency (RF) waves [22], [23], [24], [25]. Section II reviews the common design parameters and types of LDOs, along with the justification for the usage of the DLDO. This is followed by Section III, which introduces the operation of the conventional DLDO, in particular, the synchronous DLDO (S-DLDO) structures [26]. The design trade-offs among important LDO performance parameters are discussed in Section IV, with the comparison of state-of-the-art DLDOs given in Section V, followed by the conclusions and perspectives of the DLDOs in Section VI.

II. LDOs

There are a few types of linear voltage regulators which can be divided into series, shunt, and LDO. LDO is the most widely-used voltage regulator in CMOS technology due to




FIGURE 2. Battery-less SoC PMU integrated with on-chip regulation [19].




FIGURE 3. Block diagram of the RFEH SoC PMU [25].




FIGURE 4. The basic architecture of the classic LDO [27].

its superior functionality performance [16]. Figure 4 outlines the basic architecture of the classic LDO [27].

A. DESIGN PARAMETERS OF COMMON LDO

In the state-of-art LDO topologies, there are several common design parameters which are the dropout voltage, quiescent current, line, load regulation, output noise, power supply rejection ratio (PSRR), efficiency, and transient response including the ripple [28].

The dropout voltage is the most important parameter in designing the LDO, as it impacts the overall performance of the LDO. It is defined as the output voltage deviation from the input. An efficient and stable LDO has a small dropout voltage. In an LDO, the power device typically operates in the saturation region. However, there is a key distinction between analog LDO and digital LDO regarding the dropout voltage characteristics and the operation of the respective power devices. In an analog LDO, the dropout voltage does not depend on the drain-source resistance (R_{DS}) of the power device when the power device is operating in saturation, but instead is determined by other factors such as the reference voltage, error amplifier, and pass transistor characteristics, it remains independent of R_{DS} . However, when the analog

LDO operates with a heavy load, the power device may enter a triode region where the dropout voltage will be affected by the R_{DS} that changes across the loading effect [27]. On the other hand, DLDOs typically employ power devices operating in the linear region. In this region, the power device acts as a variable resistance, with R_{DS} directly affecting the dropout voltage. Higher R_{DS} leads to an increased voltage drop across the device, resulting in a higher dropout voltage in DLDOs. Hence, the mathematical expression of the dropout voltage, $V_{DROPOUT}$, is given by:

$$V_{DROPOUT} = I_{LOAD} \times R_{DS} \quad (1)$$

where the I_{LOAD} is the load current and R_{DS} is the drain-source resistance at the PMOS switch at the output.

The quiescent current, I_Q , describes the minimum operating current for the LDO and is defined as the difference between the input and output current, as described:

$$I_Q = I_{IN} - I_{OUT} \quad (2)$$

where the I_{IN} is the total input current used in the DLDO while the I_{OUT} is the output current delivered to the load.

Apart from the inherent noise at the circuit output, the input supply will be the main source of noise in the circuit. Thus, the output noise generated by the LDO becomes crucial to the overall circuit performance, especially for noise-sensitive circuits, such as phase-locked loops [29], [30], [31] and oscillators [32], [33]. Therefore, designing a low-output-noise LDO with a high-power supply rejection ratio is the most important.

The line regulation is defined as the deviation of the LDO output voltage, V_{OUT} , concerning the input voltage, V_{IN} :

$$\text{Line Regulation} = \frac{\Delta V_{OUT}}{\Delta V_{IN}} \quad (3)$$

Load regulation is the measurement of the LDO's output voltage sustainability upon a certain range of current load:

$$\text{Load Regulation} = \frac{\partial V_{OUT}}{\partial I_{LOAD}} \quad (4)$$

To characterize the overall performance of the LDO, the figure-of-merits (FoMs) are devised to determine the relative utility of the LDOs, and are expressed as follows [34], [35]:

$$\text{FoM}_1[\text{s}] = \frac{C_{LOAD} \times \Delta V_{OUT}}{I_{MAX}} \times \frac{I_Q}{I_{MAX}} \quad (5)$$

$$\text{FoM}_2[\text{F}] = \frac{\Delta V_{OUT}}{V_{OUT}} \times \frac{I_Q}{I_{MAX}} \times C_{LOAD} \quad (6)$$

$$\text{FoM}_3[\text{s}] = \frac{I_Q}{I_{MAX}} \times T_{RES} \quad (7)$$

where ΔV_{OUT} is the undershoot by overshoot voltage, I_{MAX} represents the maximum load current, C_{LOAD} is the designed load capacitance placed at the LDO's output, and T_{RES} is the LDO response time given as:

$$T_{RES} = \frac{C_{LOAD} \times \Delta V_{OUT}}{I_{MAX}} \quad (8)$$

Besides the response time, the settling time, T_{Settle} is another parameter where it indicates the time taken for the output voltage to settle after a load transient. A superior LDO performance is indicated by a small value of FoM [35]. In addition to the generalized FoMs, power, and current efficiency also offer good performance benchmarks for the LDO [27]:

$$\text{Power Efficiency} \cong \frac{V_{REG}}{V_{DD}} = 1 - \frac{V_{DROPOUT}}{V_{DD}} \quad (9)$$

$$\text{Current Efficiency} = \frac{I_{LOAD}}{I_{LOAD} + I_Q} \quad (10)$$

where V_{REG} is the feedback voltage of the LDO and V_{DD} is the supply voltage. In addition, the LDO's power and area consumption also serves as the key design criteria, especially for SoC PMICs [36].

B. LDO TOPOLOGY

During the past few decades, LDOs have undergone a series of design architecture improvements as reviewed in [37]. Figure 5 depicts the conventional analog LDO (ALDO) [27], DLDO, and hybrid LDO which includes analog-assisted-digital as well as digital-assisted-analog techniques.




FIGURE 5. Overview of (a) ALDO, (b) DLDO, and (c) hybrid LDO [38].

Figure 5(a) shows the conventional ALDO design. This ALDO provides a superior transient response and achieves a high PSRR with the aid of a large external capacitor [39]. The external capacitor consumes a large circuit area and indirectly increases the production cost. To implement LDO in the SoC solution, output capacitor-less LDO (OCL-LDO) designs are developed [17]. Through this integration, the capacitance present at the output node is determined by the on-chip capacitor, which is typically less than 100pF [40]. Due to the small output capacitance, maintaining the circuit stability of the OCL-LDO becomes the key design challenge [41], [42]. This can be observed in the controller design of an ALDO, where without the large output capacitor to form a dominant

pole in the feedback system, the poles might be located very near to one another, which will degrade the phase margin, thus reducing the stability of the OCL-LDO [38]. Moreover, the pole at the output node is shifted with the respective variation in load current and output resistance of the power switch transistor, which further complicates the circuit design [43].

To mitigate the stability issue without the use of a large output capacitor load in the zero-pole feedback system, the ALDO needs to drive the logic circuits near-threshold or subthreshold voltage (NTV). This worsens with the increase in the quiescent current to support the larger load current with a bigger power switch [44]. The emerging portable device market creates high demands for low-power supplies such as sub-1V PMUs. This encourages innovation on DLDOs which can provide high open loop DC gain in the core circuit with low input voltage supply [38], [45].

Figure 5(b) shows a DLDO in a synchronous circuit that consists of a sampling clock, FCLK at the comparator, and feedback to the quantizer which also acts as a clock controller [46]. However, the DLDO switching nature causes output ripple which affects LDO PSRR [47]. To address the design limitation such as small signal performance in DLDO, the combination of ALDO and DLDO resulting in a hybrid LDO compromises the weakness and provides a state-of-the-art performance, between the ALDOs and DLDOs [48]. A typical analog-assisted-digital LDO as in [48] integrates an ALDO to suppress the output ripples with a feedback loop regulation and achieves a fast transient response with a dynamic voltage scaling in DLDO. In this proposed architecture, the main core of DLDO is implemented with a digital-assisted-analog technique ALDO to the comparator in the feedback loop. The analog-assisted-digital technique is commonly used in hybrid PMIC to achieve a low dropout LDO performance [18].

In short, the ALDO offers superior PSRR performance with low output ripples, while a DLDO exhibits excellent large signal transient response with a small regulator size and greater reliability. The hybrid LDO combines the benefits of the ALDO and DLDO, allowing researchers to achieve further innovation in SoC design. However, as CMOS technology continues to scale down into deep submicron features and the design trend moves into the sub-1V range, the ADLO becomes a bottleneck for low power supply due to insufficient voltage headroom which degrades the loop gain, thus impacting the performance [5]. Hence, the hybrid LDO, which requires a large and complex circuitry, may not be the best choice for submicron IC design. Alternatively, the DLDO has become the main attraction for researchers due to its ability to operate with very low supply voltage, better process scalability, and portability [35], [44].

III. CONVENTIONAL SYNCHRONOUS DLDO (S-DLDO)

The main basic building blocks of the conventional synchronous DLDO (S-DLDO), as proposed in [26], include the sensing circuit, which is generally a comparator, a digital

TABLE 1. Structural comparison among different types of LDO.

LDO Type	Analog	Digital	Hybrid
Supply voltage	High	Low	High
Design complexity	Low	Moderate	High
Sampling clock	No	Yes	Yes
Output ripple	Low	High	Moderate
PSRR	Good	Poor	Moderate
Power dissipation	High	Low	Moderate
Process scalability	Poor	Good	Moderate




FIGURE 6. Overview of the S-DLDO.

controller based on bi-directional shift registers (BiSHRs), and an array of unary-weighted power switches or power transistors, as shown in Figure 6.

The conventional S-DLDO, as proposed in [26], typically consists of several basic building blocks. The front stage is a quantizer that includes a comparator and its controller. This stage converts a continuous analog voltage input signal into a discrete digital signal by dividing the input voltage into a finite number of levels or steps, with each step representing a specific digital code. The controller is generally in digital form and requires an external sampling clock, F_{CLK} , for operation. The comparator senses the difference between V_{REF} and V_{REG} and quantizes the voltage error, which is then fed into the BiSHRs. To maintain the targeted output voltage, the DLDO adjusts the current flow through the power switch array and regulates V_{OUT} when the load current changes. The BiSHRs produce an N-bit digital code corresponding to the voltage difference, and this code is used to control the power switch array by performing digital shifting at the sampling clock edges, as shown in Figure 7.

IV. DLDOs' DESIGN CONSTRAINTS

The proposed S-DLDO [26] achieved good performance with a simple design among voltage regulators; however, it encountered several limitations, such as the incorrect




FIGURE 7. DLDO output voltage response concerning the number of turned-on power switches at different states [49].

DLDO power-on state value due to clock skew, failure in the DLDO output locking, and the operating frequency that affects the quiescent current of the DLDO [50]. The basic building block of the DLDO and the design constraints will be discussed in detail in the following sections.

A. BUILDING BLOCKS IN DLDO

The basic operation of the S-DLDO with its basic blocks has been discussed in the previous section. In this section, the functionalities of the blocks will be discussed in detail.

1) QUANTIZER

The first stage of the DLDO involves quantizing the voltage error between V_{REF} and V_{REG} , which is usually accomplished by employing amplifier-based voltage comparators with high open-loop gain.

In the DLDOs proposed so far, a latch-based comparator has been used at this first stage, which is typically built using a strongArm latch, as shown in Figure 8(a) [26], [45], [49], [50], [51], [51], [52], [53], [54], [55], [56], [57], [58], [59], [60]. The strongArm latch offers high voltage gain and precision but comes at the cost of high transient current consumption at the inputs, which reduces system power efficiency. To avoid continuous current consumption, a sampling clock, F_{CLK} , is used in the comparator, but this clocking system causes kickback noise, and the speed of the comparator is limited by the sampling frequency. Although the kickback noise can be reduced by accepting a higher input offset at the differential pair, this can result in a large dynamic offset at the output, as well as larger area consumption, with speed improvements coming at the penalty of power consumption. Moreover, the speed is still limited by the metastability which is inherent in the latch design [61], [62], [63], [64].

Apart from the clock-based comparator, a few types of enhanced comparator architectures have been used in DLDOs. For instance, asynchronous comparators do not rely on a clock signal to determine the output but just use the internal trigger signals to resolve the output with minimum latency, resulting in a faster response time compared to clock-based comparators. Asynchronous comparators have been proposed in [65], [66], and [67] as a promising alternative to conventional comparator types in DLDOs due to their ability to improve regulator performance by reducing response time and increasing efficiency, as well as eliminating the need for a






FIGURE 8. Schematics of (a) latch-based comparator, (b) logic-threshold triggered comparator, and (c) voltage sensor.

clock signal. By reducing power consumption and improving stability, asynchronous comparators offer an attractive option in DLDO design. Additionally, a logic-threshold triggered comparator (LTTC), as shown in Figure 8 (b), has been proposed in [68] as another good alternative with a simple, high-performance architecture compared to conventional comparators. In some proposed DLDOs, a voltage sensor is used instead of a comparator [35], [69]. In [69], the circuit utilizes a TDC-based signal converter to transform an analog voltage to digital. It consists of a voltage sensor and a time-to-digital converter. The simplified voltage sensor schematic is built with a capacitor bank with several switch controls for pre-charging and charging phases against a clocking system to convert the analog signals into time signals, as shown in

Figure 8 (c) [69]. The voltage sensor pre-charges the capacitor plates to V_{OUT} and V_{IL} during phase 1, generating a voltage difference between node A and node B. Node A is then grounded, causing node B to have a voltage of $(V_{IL} - V_{OUT})$. In phase 2, a constant current source, I_{input} charges node B, supplied by a PMOS in the saturation region. The linearity of the voltage sensor remains relatively unaffected by changes in node B's voltage, ensuring stable and accurate conversion of the analog signal to digital. Although the voltage sensor design is simple, it is sensitive to parasitic capacitance, which can worsen the performance at the back-end process.

Other than that, analog-to-digital converters (ADCs) such as flash ADCs [70], [71], delay line ADCs, and asynchronous ADCs [72], [73] have been utilized at the front stage of the proposed DLDOs to convert the output voltage into the digital domain and regulate it with the multibit digital controller [74], [75], [76], [77], [78], [79]. The ADC-based quantizer has a faster response time in analog voltage sensing within the power budget, but due to the limited resolution, the accuracy is compromised. To address this issue in accuracy, the multi-step switching technique is becoming popular, which briefly switches a larger number of power MOS units for a faster transient response or implements the input or output calibration to improve the ADC performances [80], [81], [82]. However, this comes with a tradeoff in quiescent power consumption for achieving higher speed. To enable fast transient response while consuming low power, asynchronous, event-driven, or self-clocking digital control are implemented [65], [66], [79], [83], [84]. However, the DLDO with multi-step switching requires improvement in load regulation at coarse-grained mode where the controller takes a longer time to settle to the targeted voltage, especially after a hard switching from fine-grained mode [76].

Overall, ADCs as time-domain quantizers generally provide higher accuracy with lower power consumption than voltage-domain quantizers as proposed in [44], [78], [85], and [86]. The voltage-controlled oscillator (VCO) or voltage-to-time converter (VTC), which plays an important part in the voltage-domain quantization in DLDOs, offers higher resolution with the penalty of slower speed and larger area consumption due to the required long delay chains. It is also important to carefully consider the advantages and characteristics of both comparators and ADCs when designing a system.

In general, using a comparator for 1-bit quantization and BiSHRs-based control can lead to a simpler design with lower I_Q , but to reach a steady state, many clock cycles are required due to the fixed step update in each cycle [87]. To improve transient response, increasing the clock frequency is indeed possible, but it also increases power consumption. However, DLDOs with comparator-based bang-bang control may suffer from limit cycle oscillations (LCO) problems. Limit cycle oscillations in an LDO are unwanted, repetitive oscillations that occur when the control loop is improperly designed or compensated. These oscillations have a fixed frequency and amplitude and can cause voltage ripple or noise at the output

of the LDO. However, the LCO can be mitigated by adding a dead zone around V_{REG} . Consequently, ADCs have a dead zone that is equal to the LSB voltage by default, leading to a considerable decrease in limit cycle oscillations [88].

Moreover, using ADCs with higher resolution can further reduce LCO and improve V_{REG} accuracy at a steady state [89], [90]. The steady-state voltage ripple and LCO will be discussed in detail in the following subsection. Therefore, multi-bit voltage quantizers or ADCs are becoming more attractive for DLDOs. Ultimately, the choice between the comparator and the ADC should be based on the specific requirements and constraints of the system, such as performance, power consumption, and cost. It is vital to carefully evaluate and compare the advantages and disadvantages of each option to make an informed decision.

2) POWER SWITCH ARRAY

The power transistors in a power switch array are typically sized based on the maximum current and voltage requirements of the load to be driven. The sizing of the transistors in the power switch array directly affects the transient response and steady-state ripple of the DLDO, as shown in Figure 9. This is necessary to provide a stable output voltage with a low dropout voltage [44].




FIGURE 9. Impact of the power switch sizing on the transient response.

Unary-weighted sizing involves using transistors of equal size in the switch array [91], [92]. This approach is simple and easy to implement, but it can result in high ripple voltage and poor transient response due to the uneven current distribution among the transistors. This is because while the concept of unary-weighted sizing aims for equal current distribution, the actual current flow among the switches can deviate due to process variations and transistor mismatch. These deviations can introduce non-uniformities in the current distribution, leading to uneven operation and performance issues. These deviations in the current distribution can result in a couple of problems such as contributing to a higher ripple voltage in the output. The ripple voltage arises from the non-uniform charging and discharging of capacitors within the DLDO circuit, causing fluctuations or ripples in the output voltage.




FIGURE 10. Overview of the power switch array [94].

The uneven current distribution among the transistors can exacerbate these ripple voltage variations. Apart from that, the non-uniform current distribution can impact the transient response of the DLDO. Ideally, a balanced and even current distribution ensures that each transistor contributes proportionally to the load current demands and facilitates a rapid response to load variations. However, when current is unevenly distributed, some transistors may carry more current than others, resulting in a slower response time and potentially poorer transient performance. Furthermore, the unary weighted power switch array requires a larger number of control bits for gain configuration, which in turn increases the area consumption and response time of the system [93].

Binary-weighted sizing involves using transistors that are proportional to powers of two in size, as implemented in [44], [65], [91], and [93]. For example, the largest transistor in the array would be twice as large as the second largest transistor, which would be twice as large as the third largest transistor, and so on. By using a binary-weighted approach, the DLDO can quickly determine the desired on/off combinations of the power transistors, starting from the most significant bit (MSB) to the least significant bit (LSB). This can lead to faster transient response time when the load current changes significantly. This approach can provide better current distribution and lower ripple voltage than a unary weighted power switch array, but it may cause longer settling time and larger voltage ripple, especially when non-LSB bits are toggling during the steady state. These issues arise as the binary-weighted approach provides a fast transient response at the expense of accuracy in the steady state. Therefore, a trade-off exists between transient response and steady-state performance, and the choice of power transistor sizing technique depends on the specific application requirements.

The work in [94] proposed the UBS (unary and binary sizing) scheme as shown in Figure 10, which combines the advantage of both binary and unary weighted sizing techniques. It uses multiple-unary weighted sizing with “ $1\times \sim 3\times$ ” transistors in both fine and coarse switch arrays. The notation “ $1\times \sim 3\times$ ” refers to the relative transistor sizes in the circuit, with each unary weighted switch array having a scaling factor of $1\times$, $2\times$, and $3\times$ relative to the base transistor size, indicating a multiple-unary weighted approach. However, in Figure 10, the fine switch array has four binary-weighted groups, each containing eight unary-weighted PMOS transistors, but the coarse switch

array also has four binary-weighted groups with transistors grouped in multiples of 16. The UBS scheme that has been proposed addresses the problems associated with the binary and unary schemes, such as large errors and slow speed, respectively. It enables a fast response time with minimal steady-state ripples and mitigates voltage peaking.

Alternatively, an exponentially weighted sizing scheme is implemented in [48] and [95] involving the use of transistors that are proportional to the exponential functions of a weighted factor, as shown in Figure 11. This approach can provide better current distribution and lower ripple voltage than the binary-weighted sizing, but it may require more complex control circuits and incurs higher cost due to the need for more precise sizing of the transistors by the q factor in the equation shown in Figure 11:

$$(W/L)_n = \text{const} \times q^n$$

$$q^n \geq 1 \quad (11)$$




FIGURE 11. Exponentially-weighted power switch array [48].

In general, the choice of transistor sizing scheme will depend on the specific requirements of the DLDO design, including the desired output voltage, load current, and voltage regulation accuracy.

B. POWER-SPEED TRADE-OFF

Most S-DLDOs face a trade-off between power consumption and voltage-scaling speed, which stems from their synchronous operation in BiSHRs. As shown in Figure 4, the shift operations occur only at the rising edges of F_{CLK} , meaning that the voltage-scaling speed of the DLDO is primarily governed by F_{CLK} . Voltage scaling refers to the time taken by the DLDO output V_{REG} to track a certain voltage step of V_{REF} , expressed in FoM₃ in equation (7). Consequently, DLDOs can achieve faster voltage scaling by increasing F_{CLK} , but this also leads to a proportional increase in power consumption, as described in [96]. Figure 12 demonstrates the general trend of the power-speed trade-off and the detailed is given in [65]. The power-speed trade-off significantly impacts the load transient performance of the DLDO, which will be discussed in the subsequent subsection.

C. POOR TRANSIENT RESPONSE AND PSRR

The S-DLDOs used to regulate the output voltage of power supplies can experience significant voltage overshoot or undershoot during load current transients, which is caused by delays in the comparator and BiSHRs, as shown in the load transient response analysis as shown in Figure 13 [94].




FIGURE 12. Illustration of the power-speed trade-off of the S-DLDO.




FIGURE 13. Load transient response analysis of the typical and modified S-DLDO [94].

In the case of a load current step-up, the S-DLDO cannot regulate instantaneously by switching the power switch array according to the load due to these delays. Therefore, the dynamic current from the output capacitor C_{load} starts discharging to the I_{load} to compensate for the voltage undershoot. The comparator output, COMP, toggles at the next rising edge of F_{CLK} and this is fed to the BiSHRs. After one additional clock period, the BiSHRs start shifting at the rising edge of F_{CLK} . The S-DLDO loop takes two or more cycles to generate the required current to stabilize the output voltage. The delay in response is represented by t_{res} , which is the loop response time of the S-DLDO when I_{load} changes. As mentioned before, a large C_{load} can help reduce the undershoot or overshoot voltage, as indicated by the large variation of V_{REG} , but at the cost of large area consumption and long settling time at the output [74]. Due to the power-speed trade-off in S-DLDOs, they can either respond quickly to load transients or operate at a low switching frequency, but not both. Hence, adjusting the switching frequency, F_{CLK} , can optimize the DLDO’s performance, balancing the trade-off between the response time and efficiency [52], [85], [96], [97].

PSRR refers to the ability of a voltage regulator to reject variations or fluctuations in the power supply, often referred to as “power supply noise” at different frequencies. PSRR is frequency-dependent and measures how effectively the LDO can attenuate or reject noise present on the power

supply line. It provides information about the LDO’s performance in filtering out AC noise components and maintaining a stable output voltage in the presence of such disturbances. Although both line regulation and PSRR are important characteristics of LDOs that address the performance through the deviation of output voltage concerning the input, line regulation focuses on the response to DC variations in the input voltage, while PSRR characterizes the regulator’s ability to reject AC noise on the power supply line at various frequencies. During steady-state, line regulation and PSRR can be considered equivalent [28]. However, as soon as AC noise or frequency-dependent disturbances come into play, the differences between line regulation and PSRR become apparent. The PSRR is often expressed in decibels (dB) and is calculated as the ratio of the change in the power supply voltage to the resulting change in the output voltage. Mathematically, the PSRR equation can be represented as:

$$PSRR [dB] = 20 \log_{10} \left(\frac{V_{OUT}}{V_{IN}} \right) \quad (12)$$

where PSRR is the power supply rejection ratio in decibels. V_{OUT} is the output voltage of the regulator and V_{IN} is the power supply voltage.

However, as compared to the ALDO counterparts, conventional DLDO is inferior in PSRR performance. Due to the dynamic sampling process in DLDOs, the control bit N changes in the loop regulation, assuming it is synchronized with the optimum control word N_{opt} at the rising edge of the sampling clock. This can result in significant glitches during the steady state while the input supply is rippling, as shown in Figure 14 [97]. In an ideal case, the controller can find N_{opt} at each synchronization time (t_0, t_1, t_2, t_3) and regulate V_{OUT} back to V_{REF} at every sampling interval. However, the output still ripples as the regulation occurs at every clock edge, not in the interval between t_0 and t_1 . Therefore, the PSR at the sampling interval or certain DC point can be defined using a resistive divider equation:

$$PSRR = \frac{1}{\frac{R_{load}}{r_{ds}} + 1} \quad (13)$$

where R_{load} is the load resistance and r_{ds} is the power transistor drain to source resistance. This implies that the DLDO is susceptible to input noise during the periods of sampling. During the non-ideal case where $N \neq N_{opt}$, an error, V_e forms, and the regulation increase respective to the error, thus resulting in a large output ripple. The faster the clock, the smaller the glitches at the V_{OUT} . Respective to equation (3), a smaller line regulation indicates a good PSRR of the DLDO, meaning that the difference between the input and output voltages should be close to each other, or a smaller ΔV_{OUT} is preferred. A burst mode technique is introduced in [98] to reduce the ΔV_{OUT} by using nonlinear control. This high-efficiency technique also reduces the output voltage ripple.




FIGURE 14. DLDO output waveforms with input ripples [97].

D. STEADY-STATE OUTPUT VOLTAGE RIPPLES AND LIMIT CYCLE OSCILLATION (LCO)

From the previous subsection, it is obvious that another inherent drawback of an S-DLDO is output voltage ripple, V_{ripple} , especially during transient steady-state. The output voltage ripple, V_{ripple} , can be estimated using the equation [99]:

$$\Delta V_{ripple} \approx \frac{V_{IN} \times R_{load}}{r_{ds} \times N} \quad (14)$$

Several approaches have been implemented to suppress V_{ripple} , such as the implementation of a current source power-FET using a System on Chip (SoC) approach as proposed in [100]. The power-FET array is digitally switchable through PMOS headers with complementary-to-absolute-temperature voltage (VCTAT) NMOS current sources, which reduces V_{ripple} and variation across PVT. Moreover, a freeze mode can effectively eliminate V_{ripple} by fixing the number of power transistors when the regulator output voltage, V_{REG} , is close to the reference voltage, V_{REF} [65]. However, this method may be susceptible to an offset between V_{REG} and V_{REF} if there is a current error between I_{PMOS} and I_{load} . The design architecture, such as VTC-based DLDO [44], as well as a high-resolution ADC-based DLDO [89], [90], also contributes to the steady-state V_{ripple} improvement.

DLDOs may experience steady-state LCO, particularly at light load conditions, due to quantization errors in the loop. The occurrence of LCO can be investigated by referring to Figure 15 consists of an ADC (comparator), a digital controller, and a DAC (usually the power switch array). This can occur when the resolution of the DAC and ADC is imbalanced, resulting in the DAC being unable to regulate the DLDO output according to the reference from the ADC. As a result, the controller output and DLDO output oscillate around the target V_{OUT} , with the average of the oscillating controller output being the same as the target value. To reduce LCO, a dead zone can be added around the output voltage using comparator-based bang-bang control, with the cost of DC regulation accuracy [87]. The ADC also provides an inherent dead zone equivalent to LSB, which helps mitigate LCO to some extent. However, at the larger integral gain and light load conditions, LCO can still occur. Adding zeros at z_{PI} and z_{PD} can also help reduce LCO, as proposed in [88], where adding a feed-forward zero forces the DLDO system into mode 1 or mode 2 LCO. Figure 15 shows waveforms of the controller output, $D(t)$ for LCO modes 1, 2, and 3,




FIGURE 15. DLDO sampling outputs with different LCO modes [88].

with the corresponding V_{ripple} having a frequency of two times the LCO mode, $Freq=2M$, where $Freq$ is the DLDO sampling frequency and M is the mode of LCO. It's important to note that while LCO can cause voltage ripple, it does not typically cause loop instability. Various design techniques have been proposed to eradicate LCO in the DLDO, such as using a higher resolution DAC than the ADC or introducing a dithering and dynamic frequency scaling mechanism to eliminate LCO and improve DLDO performance using a first-order sigma-delta modulator [101].

V. STATE-OF-THE-ART DLDOs

In the past decade, several DLDO architectures have been suggested to overcome the design trade-offs and limitations mentioned earlier. A detailed comparison of the state-of-the-art DLDOs will be presented in this section and the most recent DLDOs are benchmarked with the respective applications.

A. ARCHITECTURAL ADVANCEMENTS IN S-DLDO

During the early stages, DLDO designs were mostly based on the S-DLDO topology, but with different digital controllers or circuits that had similar functionality to the basic building blocks in a conventional S-DLDO. A power-efficient DLDO can be constructed using a comparator and BiSHRs with very low quiescent current [26], [65], [102], [103], but at the cost of slow loop transient response. Therefore, increasing the clock frequency to speed up the transient response is necessary to improve the performance of a conventional S-DLDO. Various techniques have been introduced, such as coarse-fine dual-loop controllers [104], [105], [106], adaptive sampling [49], [52], [53], [60], [76], [78], [85], phase integration (PI) [35], [74], [77] controllers, and conditional clock boosting controllers [44], [98], [105]. To further improve the transient performance of a DLDO, an auxiliary path or transient enhancement circuitry [44], [98], [104], [106], [107] can be implemented as supportive circuitry in the loop system to improve the regulator's response to sudden changes in load current. When there is a sudden increase in load current, the output voltage of the LDO can drop due to the regulator's internal resistance. The transient enhancement circuit helps to reduce this drop by quickly adjusting the output voltage to compensate for the change in load current.




FIGURE 16. Coarse-fine DLDO incorporating the auxiliary path [104].

The proposed DLDO architecture design in [104], shown in Figure 16, includes a coarse-fine PMOS array consisting of two sets of PMOS transistors with different sizes. The coarse-tuning PMOS array consists of larger transistors that are turned on during steady-state conditions to reduce quiescent current, while the fine PMOS array consists of smaller transistors that are turned on during transient conditions to provide a fast transient response. An auxiliary power stage provides an additional current path during transient conditions to improve the transient response of the DLDO. The auxiliary PMOS array and shift register (SR) are controlled by the same clock signal as the conventional DLDO but with a phase shift. During transient conditions, the auxiliary SR turns on half of the PMOS transistors in the auxiliary PMOS array, which provides an additional current path and reduces the voltage drop across the main PMOS array.

The proposed DLDO is fabricated using a 65-nm CMOS process and shows improved performance in terms of settling time, undershoot, and overshoot compared to other DLDOs. It has a maximum output current of 100 mA, quiescent current of $75 \mu\text{A}$, and peak current of 3.3 mA. When the load current was changed from 10mA to 100 mA, the proposed DLDO's undershoot and overshoot decreased from 139 mV to 47 mV and 30 mV to 23 mV, respectively, with a settling time decreasing from 2.1 μs to 130 ns. The measured ripple voltage is 4 mV at a steady state at a load current of 10 mA. Overall, the proposed coarse-fine DLDO with an auxiliary power stage and a complete comparison signal improved the transient response, reduced settling time, and minimized the undershoot and overshoot voltages during load current changes. It also achieved a low quiescent current and high maximum output current, making it a promising solution for applications requiring high performance and efficiency.

Furthermore, in addition to the digital controller, the ADC also plays a crucial role in the quantizer of a DLDO. Several studies and research have been conducted in this area to further enhance the performance of DLDOs, utilizing various types of ADCs such as flash ADC, delay line ADC, and asynchronous ADC at the front stage [74], [75], [76], [77],




FIGURE 17. Overview of the delay-line ADC in [74].

[78], [79]. For instance, a delay-line ADC (DL-ADC) integrated with a PI controller was proposed in [74], as shown in Figure 17, which achieved a peak current efficiency of 99.2% and a settling time of 250 ns. The DL-ADC used in the DLDO design had a resolution of 5 bits and employed a 32-cell current-starved delay line with a voltage-to-current converter to control the delay of each cell. As the DLDO output voltage decreases, the delay of each cell increases, resulting in a decrease in the digital equivalent code of the DLDO output voltage. Although the V-I block in the voltage-to-time converter (V-I) has a nonlinear transfer characteristic, it exhibits promising monotonicity. By sensing the DLDO output voltage, the V-I converter converts it into current to regulate the propagation time of the current-starved delay cell. In the DL-ADC design, a thermometer-to-binary decoder based on a multiplexer is utilized to generate the digital output. However, the resolution of the DL-ADC directly affects the DLDO output voltage regulation accuracy at steady-state. As the resolution increases, the delay-line chain becomes longer, and the area consumption increases. Nevertheless, the transient-enhanced proportional-integral (PI) controller has helped this proposed DLDO achieve high efficiency and fast settling time. Incorporating an ADC into a DLDO regulator can provide improved accuracy, enhanced monitoring, and real-time adjustments to ensure stable operation under varying load conditions, which is ideal for applications that require stable and accurate voltage regulation, including microprocessors, digital signal processors, microcontrollers, and other digital integrated circuits. The DLDO design can also be used in portable electronic devices such as smartphones, tablets, and laptops, where low power consumption is critical [108], [109]. However, it may increase the complexity and power consumption of the circuit, impacting overall efficiency and requiring additional design considerations. The cost of an ADC should also be considered as it can be a significant portion of the overall cost of the LDO circuit. In some cases, a time-to-digital converter (TDC) [69] can be used instead of an ADC to transform the output voltage into digital codes. However, the correlation between the buffer-gate's power supply and propagation delay in TDC is not linear, resulting in a deterioration of the TDC's resolution.

Other than using ADC as the time-domain quantizer, voltage-to-time circuits have also been implemented in the quantizer part of DLDOs [44], [78], [85], [86]. For example, in [85], voltage-to-time conversion is performed by a VCO




FIGURE 18. DLDO with the proposed beat-frequency quantizer [85].

pair-fed to a reference clock and a loop feedback quantization error to form a beat-frequency quantizer (BFQ), as shown in Figure 18. The proposed DLDO operates in two modes: sampling mode and regulation mode. In the sampling mode, the regulator measures the output voltage error and the load current to determine the optimal output voltage level. In the regulation mode, the regulator actively adjusts the output voltage level to maintain the desired voltage level. The BFQ is used to accurately measure the output voltage error by comparing the output voltage to a reference voltage by using beat-frequency technique. The adaptive sampling technique is used to reduce the sampling frequency and power consumption when the output voltage is stable and increase the sampling frequency when the output voltage is changing. The proposed LDO regulator was implemented in a 65 nm CMOS process and achieved a power supply rejection ratio of -38 dB at a 1 MHz cut-off frequency and a load regulation of 0.638 mV/mA. The regulator also demonstrated a fast transient response with a settling time of 1.24 μ s at a 50 mA load current.

In summary, the S-DLDO still suffers from slow load transient response despite implementing various techniques mentioned above. As discussed in Section II-A, according to Equations (7) and (8), the LDO response time is directly proportional to the load capacitance required to provide a stable output with minimum current consumption. This limits the S-DLDO's ability to downscale the supply voltage and eliminate the output load capacitor. Moreover, to ensure stable operation across process, voltage, and temperature (PVT) variations, design margins must be widened, which exacerbates the issue of slow transient response.

B. ANALOG-ASSISTED DLDOs

An analog-assisted DLDO has a different approach to achieving voltage regulation compared to conventional digital LDOs. The analog-assisted DLDO uses a combination of analog and digital circuits, whereas the DLDO uses only a digital control loop. Generally, the AA-DLDO leverages the speed and accuracy of the digital control loop while maintaining the stability and noise immunity of analog circuits. analog-assisted DLDOs typically have a faster response time

than DLDOs, responding quickly to changes in input voltage due to the use of digital control loops. Digital circuits are generally more immune to noise than analog circuits. Analog-assisted DLDOs use analog circuits to provide stability while still using digital circuits to provide speed, accuracy, and noise immunity [38]. However, DLDOs can be more power-efficient than analog-assisted DLDOs, as they use digital circuits exclusively, which can operate at lower power levels than analog circuits. analog-assisted DLDOs provide more design flexibility than DLDOs since both analog and digital circuits can be used to optimize the regulator's performance. In contrast, DLDOs are limited to using digital circuits only. Hence, the choice between the two depends on the specific application requirements and design constraints [38].

To further improve the S-DLDO's performance, several analog-assisted techniques have been proposed in [75], [110], [111], [112], [113], [114], and [115]. Figure 19 presents a passive analog-assisted SR S-DLDO through the high-pass filter created by R_C and C_C components. The output voltage is connected to the ground node of the gate drive of the inverter in an AC-coupled manner that allows the power switches to turn on immediately with the negative gate drive voltage. One benefit of this passive analog-assisted loop is that it has no negative impact on the available voltage headroom or power consumption. However, the working principle of this analog-assisted loop is that in cases where the load current is low and only one least significant bit (LSB) power transistor is active, the coupling has a minimal effect and provides only a small amount of fast and instantaneous compensation current to the LSB when the drop in output voltage occurs.




FIGURE 19. The S-DLDO with one analog-assisted loop.

In [115], an AC-coupled high-impedance (ACHZ) loop is introduced into the charge-pump-based DLDO. The proposed ACHZ loop theoretically functions like the AA S-DLDO in Figure 20. In the suggested DLDO architecture, a lone PMOS power transistor is utilized, powered by two charge pumps that are driven by a pair of time-interleaved dynamic-inverter-based continuous-time comparators, which set the upper and lower regulation boundaries. To enhance the regulation accuracy of the LDO, a low-current charge pump is




FIGURE 20. Overview of charge-pump-based DLDO with ACHZ analog-assisted loop [115] and the output waveforms comparison.

also used. Capacitor C_c is placed across the power transistor to form the direct AC-coupled high-impedance (ACHZ) feedback loop to enhance the stability and dynamic response time of the system. Due to the single-power transistor used, the analog-assisted ACHZ loop has a significant impact on the overall DLDO operation.

To further enhance the regulation accuracy, an auxiliary clocked comparator is employed to compare the output voltage with V_{REF} and detect whether the output voltage is higher or lower than the desired reference voltage. This auxiliary comparator is accompanied by a 1-bit fine-tuning charge pump to further refine the regulation. During a steady state, where V_{REG} is within the dead zone between the boundaries, the main charge pumps are disabled, and the gate voltage, V_G , is high. Any residual charge stored on C_c and parasitic capacitance C_G determines the power transistor's gate voltage and thus the current supplied by the LDO. The ACHZ loop helps to significantly shorten the response time by providing near-instantaneous compensation current through the power transistors.

The charge pumps come into effect when V_{REG} falls below V_{REFL} , and the lower continuous-time comparator is triggered to discharge V_G and further increase the current through the power transistor to assist V_{OUT} settle back within the dead zone. The paper reports impressive performance results for the proposed LDO, achieving a sub-4-fs FoM_1 and a low voltage drop of only 36mV at a load transient current of 100 mA which is significantly lower than other state-of-the-art LDOs. The output voltage noise is also low, at $5.6 \mu V_{RMS}$. The LDO also achieves a fast load transient response, with a settling time of 65 ns for a FoM_1 of 1.8 fs. Additionally, for the entire load range of $1 \mu A$ to 105 mA, the steady-state ripple amplitude is less than 15 mV.

Overall, the proposed LDO design offers a promising solution to the power management challenges faced by modern electronic systems, especially those that require high efficiency and low voltage drop, such as battery-operated devices.

C. HYBRID LDOs

The hybrid topology differs from dual-loop DLDOs, which use two digital loops. Dual-loop DLDOs are a type of DLDO architecture that includes both a regulation loop and a noise-cancellation loop to improve PSRR performance. In contrast, the hybrid topology includes both an analog LDO and a digital LDO as shown in Figure 5 (c) working in parallel to improve overall performance.

Generally, the hybrid LDO employs a closed-loop control that can switch adaptively between digital and analog modes depending on the difference between V_{REF} and V_{REG} . The hybrid topology was implemented in [48], [97], [116], [117], [118], [119], [120], and [121]. By combining the benefits of both analog and digital LDOs, hybrid topology can achieve better PSRR performance and reduced sensitivity to supply noise, making it suitable for driving noise-sensitive loads such as RF and analog circuits. When the quantization error exceeds a certain threshold during load transient states in hybrid LDO, the digital control loop is activated, while the analog controller takes over when the quantization error is small. This enables the hybrid LDO to achieve high PSRR and ripple-free output voltage. Hybrid LDO can provide good load transient performance while maintaining a ripple-free output voltage with high PSRR. However, like ALDO, hybrid LDO has a significant voltage dropout which compromises the power efficiency and limits the regulation range.

D. ASYNCHRONOUS DLDOs (AS-DLDOs)

The S-DLDO offers the benefit of a straightforward design, with the clock serving as the primary controller of the circuit's operation. However, this approach is not without its challenges. One issue is the potential for clock skew, which can result in incorrect internal control state values and prevent the digital LDO's output voltage from stabilizing. In the context of digital circuits, clock skew refers to the variation in arrival times of the clock signal across different parts of the circuit. Clock skew can occur due to various factors such as differences in trace lengths, temperature variations, or process variations [94]. Clock skew can lead to variations in the timing of critical signals involved in the voltage regulation process. If the control signals do not arrive at the intended components of the circuit synchronously, it can result in incorrect internal control state values and hinder the proper stabilization of the output voltage. Another issue is the difficulty of setting the operating frequency correctly, which generally involves a power-speed trade-off. To overcome these limitations in S-DLDOs, an asynchronous shift register has been introduced and implemented in conventional DLDOs. This new technique is known as the asynchronous DLDO (AS-DLDO) group. Figure 21 shows the simplified circuit diagrams of an AS-DLDO.

The development of AS-DLDOs has undergone several improvements in the design architecture since its early stages [65], as proposed in [50], [55], [66], [67], [76], [117], and [122]. Hybrid architectures have been proposed in [50]




FIGURE 21. Simplified circuit diagram of AS-DLDO.

and [55], which combine asynchronous and synchronous loops as coarse-fine loops, aiming to achieve a quick response to load transients and reduce the size of the output capacitor, C_{load} or even achieve an output-capacitor less LDO. Although C_{load} was significantly reduced in these DLDOs, these architectures are susceptible to voltage ringing during loop transitions as the asynchronous and synchronous loops work independently, and each loop is regulated by its own voltage quantization stages, causing rough transitions.

AS-DLDOs regularly adopt a controller that works at the natural delay of circuit components, eliminating the necessity for F_{CLK} and downscaling C_{load} . However, the delay of circuit components is greatly influenced by PVT variations and becomes more vulnerable in low-voltage environments, increasing delay. Consequently, the performance of asynchronous DLDOs may not be sustained in low-power and low-voltage applications.

The AS-DLDOs proposed in [65], [84], [94], [122], and [123] eliminate the need for output capacitors, and clock-less or self-clocking systems have been implemented in [22], [51], [94], [107], [123], and [124] to enable these DLDOs to outperform synchronous DLDOs in terms of I_Q , current efficiency, response time, and dynamic range of load current. For example, an output capacitor-less asynchronous DLDO was proposed in [122], as shown in Figure 22. The proposed asynchronous loop is designed to suppress voltage undershoot by connecting a clock-less voltage-range tracker (VRT) to a binary-weighted PMOS switch array. The VRT tracks voltage across predefined ranges and provides output codes in proportion to the level of deviation. When there is an undershoot, the VRT injects current to compensate for the deviation before the coarse loop responds. The proposed asynchronous loop can significantly reduce voltage undershoot compared to typical DLDOs and is equivalent to an 80 nF capacitor. The proposed OCL-DLDO occupies an active area of 0.0418 mm² and has a V_{REG} range of 0.55 V to 1.15 V for an input power supply of 0.6 V to 1.2 V. The regulator achieves a minimum dropout voltage of 50 mV with a response time of 0.9 μ s at a maximum I_{LOAD} of 24.5 mA, and the measured startup response shows the operation of the




FIGURE 22. (a) AS-DLDO and (b) the operational waveforms of the during load transient [122].

coarse and fine loops and the transition between the two. The proposed DLDO has a peak current efficiency of 99.91 % and a figure of merit (FoM_1) of 2.87 fs.

The self-clocked DLDO [94] includes an asynchronous kick-start mechanism that eliminates the need for output capacitance during load transients. The self-clocked technique was achieved with a level-triggered comparator (LTTC), voltage-range detector (VRD), and BiSHRs, resulting in a shortened total feedback response time. However, the self-clocked structure is vulnerable to PVT variations and consumes significant quiescent current due to its fast self-shifting clock, making it unsuitable for low-power applications.

Besides the techniques introduced above, event-driven AS-DLDOs [83], [84], [124], [125] also help achieve significant downscaling of the output capacitance, and the event-driven control, which operates conditionally, eliminates the need for a clocking system. Moreover, the introduction of event-driven DLDOs has overcome the limitation of the AS-DLDOs' circuit operation, which is sensitive to PVT variations. This is because the event-driven control substantially minimizes the latency of the control loop more effectively by immediately detecting and responding to any variations in V_{REG} without requiring a sampling clock. The minimum loop latency allows event-driven DLDO designs to achieve good transient response with minimal output capacitor load or even in an output-capacitor-less architecture [94]. Generally, an event-driven circuit is formed with a transient detection circuit to detect the ΔV_{OUT} from the feedback loop and produce a series of conditional pulse signals to drive the




FIGURE 23. Overview of the event-driven and self-clocked AS-DLDO.

digital controller parallel with the synchronous loop. The self-clocked DLDO also uses a transient detection circuit but produces only a reset pulse, which is fed into the digital controller. The output of the digital controller is then looped back through a self-clocked logic [107], which contains the encoder, frequency doubler, and a series of delay chains to generate a clock for the digital controller. Figure 23 shows the simplified block diagram for event-driven and self-clocked DLDOs.

E. COMPARISON ON STATE-OF-THE-ART DLDOs

In summary, the S-DLDO typically consists of a comparator and BiSHRs with very low quiescent current, at the expense of slow loop transient response. Various techniques, such as coarse-fine dual loop controllers, adaptive sampling, phase integration controllers, and conditional clock boosting controllers, have been developed to enhance performance and speed up the transient response. To improve the regulator's response to sudden changes in load current, an auxiliary path or transient enhancement circuitry is typically employed. S-DLDOs are easy to design and robust against PVT variations but require a large C_{load} and suffer from power-speed tradeoffs, large steady-state ripples, and poor PSRR.

Analog-assisted DLDOs, on the other hand, offer faster response time and noise immunity, while maintaining stability and accuracy, and reducing the need for C_{load} by using a smaller compensation capacitor. However, this capacitor still consumes silicon area. The S-DLDO approach uses a clock as the primary controller, but it can face challenges such as clock skew, difficulty in setting the operating frequency, and vulnerability in low-power and low-voltage applications. Asynchronous DLDOs (AS-DLDOs) have been introduced to eliminate the need for a clock and use an asynchronous shift register. Asynchronous, self-clocked, and event-driven DLDOs can overcome the clock-dependent limitations of S-DLDOs in terms of current efficiency, response time, and dynamic range of load current. In some cases, they can achieve good transient response with minimal or no output capacitor. Hybrid architectures that combine asynchronous and synchronous loops have been proposed to achieve quick responses to load transients and reduce the size of the C_{load} . However, these architectures are susceptible to voltage ringing during loop transitions. Hybrid architectures are best suited for driving analog load circuits due to high PSRR

without ripples at output voltage, but their voltage regulation range is limited due to a large dropout voltage, making them unsuitable for driving digital load circuits when operating in hybrid mode. However, in Section IV, it is emphasized that despite the variations in performance offered by different DLDO topologies, the design process should begin with careful consideration at the transistor level due to various design constraints in the building blocks. Figure 24 shows the design constraints on DLDO variants.

There are various types of DLDOs with distinct characteristics and benefits, each suitable for specific applications. The state-of-the-art DLDOs, such as synchronous DLDOs, analog-assisted DLDOs, hybrid LDOs, AS-DLDOs, self-clocked DLDOs, and event-driven DLDOs, were compared based on the performance metrics and potential applications. S-DLDOs are typically used for digital load circuits that have low voltage and low current consumption such as the SoC PMIC of low-power applications in IoT, sensors, and portable, wearables devices. Analog-assisted and hybrid LDOs offer a balanced trade-off between power consumption and performance which is appropriate for applications such as audio amplifiers, motor control, and LED drivers that has multi-core processor platforms where fast switching or load currents occur irregularly. These LDOs have a larger output load capacitor and faster transient response time than pure DLDOs that are resistant to higher output load current changes without any stability issues. Furthermore, these DLDOs are less prone to LCO due to better stability. AS-DLDOs are optimal for high-speed applications such as data centers and high-performance computing that require a fast transient response. The greatest contribution of self-clocked or event-driven DLDOs which results in the output-capacitors (OCL) design are the best choice for submicron applications like microprocessors and the self-clocked DLDOs are suitable for the energy harvesting system due to the requirement on the voltage regulation for the harvested energy at the front end to supply a stable voltage output.

Table 2 shows the measured performance parameters for most of the recent state-of-the-art DLDOs. The table summarizes the comparison of the architecture advancement on S-DLDOs from the works in [35], [44], [49], [52], [53], [68], [74], [77], [78], [85], [86], [92], [98], [101], [104], and [106], AA-DLDOs with the study from [75] and [115], the study of [121] which represents the hybrid LDO while the comparison of AS-DLDOs with self-clocked and event-driven architectures are done from the study of [22], [50], [51], [55], [107], [122], and [123]. From the table, it is obvious that most of the DLDOs are suitable for low-voltage applications with the possibility of scaling down to 0.45 V. Moreover, the comparison shows that the asynchronous self-clocked DLDOs successfully downscale the on-chip C_{load} to 0.1 nF or even eliminate the C_{load} as an OCL design in [122] and [123].

The self-clocking burst logic in [51] helped the DLDO to achieve a dropout voltage as low as 50 mV and an outstanding FoM₁ of 0.075 ps, with a very low quiescent current of 0.65 μ A. The event-driven charge-pump-based DLDO with

TABLE 2. Comparison of the past five years DLDOs' performance.

Ref.	CMOS [nm]	V _{IN} [V]	V _{REG} [V]	Max I _{load} [mA]	I _Q [μA]	Total C _{load} [nF]	I _{SR} [mA/ns]	ΔV _{OUT} [mV] @ ΔI _{load,max} [mA], V _{OUT} [V]	Peak I Eff. [%]	FoM ₁ ** [ps]	Cal. FoM *** [ps]	FoM ****
[44]	110	0.6-1.2	0.5-0.9	80	32	1	80 / 25000*	53 @ 80, 0.5	N.A.	0.26	72.8011	0.03
[35]	180	1-1.2	0.95	100	34.68	0.5	40 / 1	36 @ 40, 0.95	99.64	0.65	0.8225	0.05
[68]	65	0.7-1.2	0.6-1.1	25	6	1	23.5 / 2080*	200 @ 23.5, 0.6	99.97	2.17	48.0409	0.47
[74]	130	0.84-1.24	0.6-1	50	400	0.5	40 / 10	250 @ 40, 0.6	99.2	20	79.0569	2.15
[85]	65	0.6-1.2	0.4-1.1	100	1070	0.04	50 / 1240*	108 @ 50, 0.8	99.5	1.38	313.2539	0.30
[77]	130	0.5-1.22	0.35-1.17	145	N.A.	1.5	40 / 0.1	280 @ 40, 0.92*	97.8	63.9	N.A.	6.88
[53]	130	0.5-1.2	0.45-1.14	4.6	N.A.	0.9	N.A.	90 @ 1.4, 0.45	98.3	N.A.	N.A.	N.A.
[92]	65	0.5-1	0.3-0.45	< 2	14	0.4	1.06 / 1	40 @ 1.06, 0.45	99.8	199	72.5678	43μ
[78]	65	0.5-1	0.45-0.95	25	127	0.1	20 / 400	47 @ 20, 0.45	N.A.	0.29	87.0668	0.06
[86]	65	0.9-1.2	0.5-1.1	19	131	0.2	3 / 90	80 @ 3, 1	99.3	342	1352.9622	73.66
[52]	130	0.45-1.2	0.35-1.15	1.5	8.9	1	1.48 / 50*	100 @ 1.48, 0.45	99.9	N.A.	494.3078	N.A.
[49]	55	0.5	0.45	1	2.3	0.0001	0.79* / 40	40 @ 0.79*, 0.45	99.99	0.17	1.8529	0.04
[106]	65	0.6-1.0	0.55-0.95	4.5	10.2	1	4.4 / 10	118 @ 4.4, 0.55	99.7	62.2	53.6880	13.39
[98]	40	0.6-1.1	0.5-1	20	19.6	4.7	19 / 400	40 @ 19, 0.5	99.8	9.21	91.7803	3.22
[101]	28	0.5-1	0.45-0.95	10	3.7	0.1	9.5* / 1*	52* @ 9.5*, 0.95	99.97	N.A.	0.4075	N.A.
[104]	65	0.6-1.2	0.5 - 1.0	100	75	1	90 / 20	47 @ 90, 1	99.93	0.43	3.8087	0.09
[75]	130	0.83-1	0.6 - 0.8	25	N.A.	0.8	25 / 0.1	160 @ 25, 0.8	99.4	N.A.	N.A.	N.A.
[115]	65	0.5-1	0.45-0.95	105	4.9	0.042	100 / 10	88 @ 100, 0.5	99.995	0.0007-0.0038	0.0421	150μ - 818μ
[121]	55	0.8-1.5	0.76-1.46	5	3.18	0.022	4.5 / 1	85 @ 4.5, 1.456	99.996	N.A.	0.6442	N.A.
[51]	14	0.5-0.85	0.45-0.8	11	0.69	0.1	10 / 4	122 @ 10, 0.45*	N.A.	0.075	0.2156	0.075
[55]	28	0.5-1	0.45-0.95	33.2	10.5	0.1	30.7 / 20	101.7 @ 30.7, 0.45	99.97	0.11	1.2450	0.055
[50]	90	0.35	0.3	2.4	5	N.A.	N.A.	N.A.	99.8	N.A.	N.A.	N.A.
[122]	65	0.6-1.2	0.55-1.15	25	21.35	0.00084 ¹	24.5 / 20	96 @ 24.5, 1.15	99.91	0.0029	0.3164	225μ
[107]	40	0.7	0.65	< 16	19.4	0.0505	15.5 / 2	93 @ 15.5, 0.65	99.87	0.379	1.3779	0.13
[22]	55	0.55-0.8	0.5-0.75	< 0.1	0.36	0.075	N.A.	14* @ 0.003*, 0.5	N.A.	N.A.	N.A.	N.A.
[123]	65	0.5-1.2	0.15-1.15	270	12.7	0.0074	20 / 1	75 @ 20, 0.45	99.99	0.0009	0.1496	193μ

¹ Estimated power switch array parasitic capacitance is used in this case.

* Estimated value from the graph.

** Provided by the reference publication.

*** Calculated based on the information on bolded columns with equation:

$$\text{Cal. FoM} = \sqrt{\frac{2C_{LOAD} \times \Delta V_{OUT}}{I_{SR}}} \times \frac{I_Q}{\Delta I_{LOAD,MAX}}$$

**** Normalized process FoM, the smaller the FoM the better.




FIGURE 27. Calculated FoM versus load current.

Therefore, the modified FoM₃ can be written as:

$$FoM_4 = \sqrt{\frac{2C_{LOAD} \times \Delta V_{OUT}}{I_{SR}}} \times \frac{I_Q}{\Delta I_{LOAD,MAX}} \quad (17)$$

Hence, to further ensure the FoMs are fairly and properly compared, the calculated FoM based on equation (17) is included in Table 2 while Figure 27 shows the relationship of the maximum supporting I_{load} across the calculated FoM. It can be concluded that the proposed design in [123] offers the best performance without the external C_{load} but with the price of current efficiency. The analog-assisted DLDO in [115] has successfully maintained good performance with very low quiescent current.

Due to the difference in process, the normalized FoM is calculated with the technology scale for fairness [51]. The normalized FoM equation is derived as below:

$$FoM = FoM_1/K \quad (18)$$

where K is the CMOS technology process scaling factor [51], denoted as:

$$K = \frac{\text{process}}{\text{smallest process used in comparison}} \quad (19)$$

The smallest process used in Table 1 is 14 nm.

VI. CONCLUSION

This article reported the hierarchical theory in power regulators, focusing on the design trend and perspectives of DLDOs in different CMOS processes for sub-1V applications which provide deep novel insight from the transistor level to readers as compared to the recently published review [126]. Various S-DLDOs with different architectural advancements, such as coarse-fine dual-loop controllers [104], [105], [106], adaptive sampling [49], [52], [53], [60], [76], [78], [85], or phase integration (PI) [35], [74], [77] controllers, and conditional clock-boosting controllers [44], [98], [105], have been discussed in previous Sections. However, most of these architectures require a transient enhancement unit

to boost the output transient performance. Various design techniques have been introduced to improve the trade-off between transient response and power consumption. Asynchronous circuits have been suggested in several studies to enhance transient response without increasing power consumption. Yet, the delay of these circuits is sensitive to process, voltage, and temperature variations, which can affect design robustness. Other studies have proposed event-driven DLDOs with a proportional-integral controller, analog-assisted loops, hybrid synchronous-asynchronous architectures, self-clocked techniques, and hybrid LDOs to improve transient response and regulation precision. The effectiveness of these techniques varies depending on factors, such as turned-on MOS devices, settling time, and power supply ripple rejection. Hence, the trend towards AS-DLDOs, either with the event-driven or self-clocked system in the loop regulation, is optimistic, especially the downscaling in the voltage supply and the trending for OCL-LDOs that are lower in cost with smaller active area.

REFERENCES


- [1] G. Gu, C. Yang, Z. Li, X. Feng, Z. Chang, T.-H. Wang, Y. Zhang, Y. Luo, H. Zhang, P. Wang, S. Du, Y. Chen, and B. Zhao, "A 2m-range 711uW body channel communication transceiver featuring dynamically-sampling bias-free interface front end," in *Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, Taipei, Taiwan, Nov. 2022, pp. 10–12.
- [2] Z. Chang, C. Yang, Y. Zhang, Z. Li, T. Zheng, Y. Luo, S. Zhang, K. Xu, Y. Chen, G. Pan, and B. Zhao, "A battery-less crystal-less 49.8uW neural-recording chip featuring two-tone RF power harvesting," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Newport Beach, CA, USA, Apr. 2022, pp. 1–2.
- [3] S. Ma, T. Wu, Z. Xu, Z. Sun, X. Li, L. Wu, B. Hu, J. Ren, Y. Chen, and J. Pan, "A 140 GHz 4TX-4RX phased-array FMCW-FSK antenna-packaged radar chipset with 25dBm EIRP and 16GHz BW," in *Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, Taipei, Taiwan, Nov. 2022, pp. 1–3.
- [4] K. Okada, N. Li, K. Matsushita, K. Bunsen, R. Murakami, A. Musa, T. Sato, H. Asada, N. Takayama, S. Ito, W. Chaivipas, R. Minami, T. Yamaguchi, Y. Takeuchi, H. Yamagishi, M. Noda, and A. Matsuzawa, "A 60-GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE802.15.3c," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2988–3004, Dec. 2011.
- [5] X. Luo, X. You, J. Fu, Z. Li, L. Zhong, T. Fan, and Z. Qiu, "A 112-Gb/s single-ended PAM-4 transceiver front-end for reach extension in long-reach link," in *Proc. IEEE 48th Eur. Solid State Circuits Conf. (ESSCIRC)*, 2022, pp. 497–500.
- [6] J. He, D. Lu, H. Xue, S. Chen, H. Liu, L. Li, G. Li, Z. Zhang, J. Liu, L. Liu, N. Wu, N. Yu, F. Liu, X. Xiao, Y. Chen, and N. Qi, "Design of a PAM-4 VCSEL-based transceiver front-end for beyond-400G short-reach optical interconnects," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 11, pp. 4345–4357, Nov. 2022.
- [7] Q. Liao, Y. Zhang, S. Ma, L. Wang, L. Li, G. Li, Z. Zhang, J. Liu, N. Wu, L. Liu, Y. Chen, X. Xiao, and N. Qi, "A 50-Gb/s PAM-4 silicon-photonics transmitter incorporating lumped-segment MZM, distributed CMOS driver, and integrated CDR," *IEEE J. Solid-State Circuits*, vol. 57, no. 3, pp. 767–780, Mar. 2022.
- [8] J. He, Y. Zhang, H. Liu, Q. Liao, Z. Zhang, M. Li, F. Jiang, J. Shi, J. Liu, N. Wu, Y. Chen, P. Y. Chiang, N. Yu, X. Xiao, and N. Qi, "A 56-Gb/s reconfigurable silicon-photonics transmitter using high-swing distributed driver and 2-tap in-segment feed-forward equalizer in 65-nm CMOS," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 3, pp. 1159–1170, Mar. 2022.
- [9] C. Cai, X. Zheng, Y. Chen, D. Wu, J. Luan, L. Zhou, J. Wu, and X. Liu, "A 1.4-Vppd 64-Gb/s PAM-4 transmitter with 4-tap hybrid FFE employing fractionally-spaced pre-emphasis and baud-spaced de-emphasis in 28-nm CMOS," in *Proc. IEEE 47th Eur. Solid State Circuits Conf. (ESSCIRC)*, Grenoble, France, Sep. 2021, pp. 527–530.

- [10] C.-J. Chen, S.-H. Lu, S.-F. Hsiao, Y.-J. Chen, and J.-R. Huang, "A current-mode buck converter with reconfigurable on-chip compensation and adaptive voltage positioning," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 485–494, Jan. 2019.
- [11] H. Liu, Z. Sun, D. Tang, H. Huang, T. Kaneko, Z. Chen, W. Deng, R. Wu, and K. Okada, "A DPLL-centric Bluetooth low-energy transceiver with a 2.3-mW interference-tolerant hybrid-loop receiver in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3672–3687, Dec. 2018.
- [12] B. Q. Guo, J. Chen, Y. Wang, H. Y. Jin, and G. N. Yang, "A wideband complementary noise cancelling CMOS LNA," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, San Francisco, CA, USA, May 2016, pp. 142–145.
- [13] D. Wei, T. Wu, S. Ma, Y. Chen, and J. Ren, "A 35-to-50 GHz CMOS low-noise amplifier with 22.2% -1-dB fractional bandwidth and 30.5-dB maximum gain for 5G new radio," in *Proc. IEEE 47th Eur. Solid State Circuits Conf. (ESSCIRC)*, Grenoble, France, Sep. 2021, pp. 195–198.
- [14] H. Yu, Y. Chen, C. C. Boon, P.-I. Mak, and R. P. Martins, "A 0.096-mm² 1–20-GHz triple-path noise-canceling common-gate common-source LNA with dual complementary pMOS–nMOS configuration," *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 1, pp. 144–159, Jan. 2020.
- [15] H. Yu, Y. Chen, C. C. Boon, C. Li, P.-I. Mak, and R. P. Martins, "A 0.044-mm² 0.5-to-7-GHz resistor-plus-source-follower-feedback noise-cancelling LNA achieving a flat NF of 3.3±0.45 dB," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 1, pp. 71–75, Jan. 2019.
- [16] H. I. Kayihan, B. B. Inam, B. Dogan, and M. B. Yelten, "A wide-temperature range (77–400 K) CMOS low-dropout voltage regulator system," *Anal. Integr. Circuits Signal Process.*, vol. 106, no. 3, pp. 501–510, Mar. 2021.
- [17] S. Joo and S. Kim, "Output-capacitor-free LDO design methodologies for high EMI immunity," *IEEE Trans. Electromagn. Compat.*, vol. 60, no. 2, pp. 497–506, Apr. 2018.
- [18] K. K. G. Avalur and S. Azeemuddin, "A 6–18 V hybrid power management IC with adaptive dropout for improved system efficiency up to 150 °C," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 2, pp. 477–484, Jun. 2018.
- [19] D. Cabello, E. Ferro, Ó. Pereira-Rial, B. Martínez-Vázquez, V. M. Brea, J. M. Carrillo, and P. López, "On-chip solar energy harvester and PMU with cold start-up and regulated output voltage for biomedical applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 4, pp. 1103–1114, Apr. 2020.
- [20] M. Ashraf and N. Masoumi, "A thermal energy harvesting power supply with an internal startup circuit for pacemakers," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 24, no. 1, pp. 26–37, Jan. 2016.
- [21] S. Fan, R. Wei, L. Zhao, X. Yang, L. Geng, and P. X.-L. Feng, "An ultralow quiescent current power management system with maximum power point tracking (MPPT) for batteryless wireless sensor applications," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7326–7337, Sep. 2018.
- [22] C. Konstantopoulos and T. Ussmueller, "A nano-power self-clocked D-LDO for RF energy harvesting," in *Proc. IEEE Wireless Power Transf. Conf. (WPTC)*, San Diego, CA, USA, Jun. 2021, pp. 1–4.
- [23] M. Taghadosi, L. Albasha, N. A. Quadir, Y. A. Rahama, and N. Qaddoumi, "High efficiency energy harvesters in 65 nm CMOS process for autonomous IoT sensor applications," *IEEE Access*, vol. 6, pp. 2397–2409, 2018.
- [24] K. K. Pakkirisami Churchill, G. Chong, H. Ramiah, M. Y. Ahmad, and J. Rajendran, "Low-voltage capacitive-based step-up DC–DC converters for RF energy harvesting system: A review," *IEEE Access*, vol. 8, pp. 186393–186407, 2020.
- [25] J. Tan, M. Sathyamurthy, A. Rolapp, J. Gamez, M. Elkharrashi, B. Saft, S. Jäger, and R. Sommer, "NISIP: An NFC to I2C sensing platform with supply interference reduction for flexible RFID sensor applications," *IEEE J. Radio Freq. Identificat.*, vol. 4, no. 1, pp. 3–13, Mar. 2020.
- [26] Y. Okuma, K. Ishida, Y. Ryu, X. Zhang, P.-H. Chen, K. Watanabe, M. Takamiya, and T. Sakurai, "0.5-V input digital LDO with 98.7% current efficiency and 2.7- μ A quiescent current in 65 nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf.*, Sep. 2010, pp. 1–4.
- [27] T. Y. Chyan, H. Ramiah, S. F. W. M. Hatta, N. S. Lai, C.-C. Lim, Y. Chen, P.-I. Mak, and R. P. Martins, "Evaluation and perspective of analog low-dropout voltage regulators: A review," *IEEE Access*, vol. 10, pp. 114469–114489, 2022.
- [28] B. Razavi, "The low dropout regulator [a circuit for all seasons]," *IEEE Solid State Circuits Mag.*, vol. 11, no. 2, pp. 8–13, Jun. 2019.
- [29] Y. Huang, Y. Chen, B. Zhao, P.-I. Mak, and R. P. Martins, "A 3.78-GHz type-I sampling PLL with a fully passive KPD-doubled primary–secondary S-PD measuring 39.6-fsRMS jitter, -260.2-dB FOM, and -70.96-dBc reference spur," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 4, pp. 1463–1475, Apr. 2023.
- [30] Y. Huang, Y. Chen, B. Zhao, P.-I. Mak, and R. P. Martins, "A 3.6-GHz type-II sampling PLL with a differential parallel-series double-edge S-PD scoring 43.1-fsRMSJitter, -258.7-dB FOM, and -75.17-dBc reference spur," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 31, no. 2, pp. 188–198, Feb. 2023.
- [31] Z. Zhang, X. Shen, Z. Zhang, G. Li, N. Qi, J. Liu, Y. Chen, N. Wu, and L. Liu, "4.7 A 0.4 V-VDD 2.25-to-2.75GHz ULV-SS-PLL achieving 236.6fsrms jitter, -253.8 dB jitter-power FoM, and -76.1dBc reference spur," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2023, pp. 86–88.
- [32] Y. Chen, P.-I. Mak, and R. P. Martins, "High-performance harmonic-rich single-core VCO with multi-LC tank: A tutorial," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 7, pp. 3115–3121, Jul. 2022.
- [33] Y. Huang, Y. Chen, P.-I. Mak, and R. P. Martins, "A 3.52-GHz harmonic-rich-shaping VCO with noise suppression and circulation, achieving -151-dBc/Hz phase noise at 10-MHz offset," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Daegu, South Korea, May 2021, pp. 1–4.
- [34] P. Hazucha, T. Karnik, B. A. Bloechel, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 933–940, Apr. 2005.
- [35] S. Lv, P. Wan, H. Zhang, J. Geng, J. Wen, Y. Yao, and Z. Chen, "A 0.18-ns response time digital LDO regulator with adaptive PI controller in 180-nm CMOS," *Electronics*, vol. 10, no. 14, p. 1668, Jul. 2021.
- [36] T. Guo, W. Kang, and J. Roh, "A 0.9- μ A quiescent current high PSRR low dropout regulator using a capacitive feed-forward ripple cancellation technique," *IEEE J. Solid-State Circuits*, vol. 57, no. 10, pp. 3139–3149, Oct. 2022.
- [37] M. A. Sobhan Bhuiyan, M. R. Hossain, K. N. Minhad, F. Haque, M. S. K. Hemel, O. Md Dawi, M. B. Ibne Reaz, and K. J. A. Ooi, "CMOS low-dropout voltage regulator design trends: An overview," *Electronics*, vol. 11, no. 2, p. 193, Jan. 2022.
- [38] M. Huang, Y. Lu, and R. P. Martins, "Review of analog-assisted-digital and digital-assisted-analog low dropout regulators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 1, pp. 24–29, Jan. 2021.
- [39] J. Pérez-Bailón, B. Calvo, and N. Medrano, "A fully-integrated 180 nm CMOS 1.2 V low-dropout regulator for low-power portable applications," *Electronics*, vol. 10, no. 17, p. 2108, Aug. 2021.
- [40] R. J. Milliken, J. Silva-Martinez, and E. Sanchez-Sinencio, "Full on-chip CMOS low-dropout voltage regulator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 9, pp. 1879–1890, Sep. 2007.
- [41] V. Gupta and G. A. Rincon-Mora, "A 5 mA 0.6 μ m CMOS miller-compensated LDO regulator with -27dB worst-case power-supply rejection using 60pF of on-chip capacitance," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2007, pp. 520–521.
- [42] Y. Yao, M. Zhao, and X. Wu, "A fully integrated 5pF output capacitor, MOS-only reference, 55-nm LDO with optimized area and power for SoC applications," *IEICE Electron. Exp.*, vol. 19, no. 10, May 2022, Art. no. 20220051.
- [43] X. Ma, Y. Lu, and Q. Li, "A fully integrated LDO with 50-mV dropout for power efficiency optimization," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 4, pp. 725–729, Apr. 2020.
- [44] T.-J. Oh and I.-C. Hwang, "A 110-nm CMOS 0.7-V input transient-enhanced digital low-dropout regulator with 99.98% current efficiency at 80-mA load," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 7, pp. 1281–1286, Jul. 2015.
- [45] J. Tang, C. Zhan, G. Wang, and Y. Liu, "A 0.7V fully-on-chip pseudo-digital LDO regulator with 6.3 μ A quiescent current and 100mV dropout voltage in 0.18- μ m CMOS," in *Proc. IEEE 44th Eur. Solid State Circuits Conf. (ESSCIRC)*, Dresden, Germany, Sep. 2018, pp. 206–209.
- [46] M. A. Akram, I.-C. Hwang, and S. Ha, "Architectural advancement of digital low-dropout regulators," *IEEE Access*, vol. 8, pp. 137838–137855, 2020.

- [47] M. El-Nozahi, A. Amer, J. Torres, K. Entesari, and E. Sanchez-Sinencio, "High PSR low drop-out regulator with feed-forward ripple cancellation technique," *IEEE J. Solid-State Circuits*, vol. 45, no. 3, pp. 565–577, Mar. 2010.
- [48] Y. Zhang, H. Song, R. Zhou, W. Rhee, I. Shim, and Z. Wang, "A capacitor-less ripple-less hybrid LDO with exponential ratio array and 4000x load current range," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 1, pp. 36–40, Jan. 2019.
- [49] Y. Yu, J. Yuan, S. Qiao, and Y. Hei, "A fast-transient all-digital LDO with adaptive clock technique," *Electronics*, vol. 8, no. 12, p. 1422, Nov. 2019.
- [50] W.-B. Yang, C.-H. Sun, D. S. Roy, and Y.-M. Chen, "Asynchronous digital low-dropout regulator with dual adjustment mode in ultra-low voltage input," *IEEE Access*, vol. 9, pp. 157563–157570, 2021.
- [51] S. J. Yun, J. Lee, Y. C. Im, and Y. S. Kim, "A digital LDO regulator with a self-clocking burst logic for ultralow power applications," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 27, no. 10, pp. 2237–2245, Oct. 2019.
- [52] Y. Li, X. Zhang, Z. Zhang, and Y. Lian, "A 0.45-to-1.2-V fully digital low-dropout voltage regulator with fast-transient controller for near/subthreshold circuits," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6341–6350, Sep. 2016.
- [53] S. B. Nasir, S. Gangopadhyay, and A. Raychowdhury, "All-digital low-dropout regulator with adaptive control and reduced dynamic stability for digital load circuits," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8293–8302, Dec. 2016.
- [54] J. Liu and N. Maghari, "A fully-synthesizable 0.6V digital LDO with dual-loop control using digital standard cells," *Proc. 14th IEEE Int. New Circuits Syst. Conf. (NEWCAS)*, Vancouver, BC, Canada, Oct. 2016, pp. 1–4.
- [55] Y. Huang, Y. Lu, F. Maloberti, and R. P. Martins, "A dual-loop digital LDO regulator with asynchronous-flash binary coarse tuning," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Florence, Italy, May 2018, pp. 1–5.
- [56] S. S. Kudva, S. Song, J. Poulton, J. Wilson, W. Zhao, and C. T. Gray, "A switching linear regulator based on a fast-self-clocked comparator with very low probability of meta-stability and a parallel analog ripple control module," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, San Diego, CA, USA, Apr. 2018, pp. 1–4.
- [57] L. Zhao, Y. Lu, and R. P. Martins, "A digital LDO with co-SA logics and TSPC dynamic latches for fast transient response," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 6, pp. 154–157, Jun. 2018.
- [58] G. Cai, C. Zhan, and Y. Lu, "A fast-transient-response fully-integrated digital LDO with adaptive current step size control," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Sapporo, Japan, May 2019, pp. 1–4.
- [59] J. Maeng, M. Shim, J. Jeong, I. Park, Y. Park, and C. Kim, "A sub-fs-FoM digital LDO using PMOS and NMOS arrays with fully integrated 7.2-pF total capacitance," *IEEE J. Solid-State Circuits*, vol. 55, no. 6, pp. 1624–1636, Jun. 2020.
- [60] J. Oh, J.-E. Park, and D.-K. Jeong, "A highly synthesizable 0.5-to-1.0-V digital low-dropout regulator with adaptive clocking and incremental regulation scheme," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 10, pp. 2174–2178, Oct. 2020.
- [61] B. Razavi, "The StrongARM latch [a circuit for all seasons]," *IEEE Solid State Circuits Mag.*, vol. 7, no. 2, pp. 12–17, Jun. 2015.
- [62] J. He, S. Zhan, D. Chen, and R. L. Geiger, "Analyses of static and dynamic random offset voltages in dynamic comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 5, pp. 911–919, May 2009.
- [63] B. Razavi and B. A. Wooley, "Design techniques for high-speed, high-resolution comparators," *IEEE J. Solid-State Circuits*, vol. 27, no. 12, pp. 1916–1926, Dec. 1992.
- [64] A. Nikoozadeh and B. Murrmann, "An analysis of latch comparator offset due to load capacitor mismatch," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 12, pp. 1398–1402, Dec. 2006.
- [65] Y.-H. Lee, S.-Y. Peng, C.-C. Chiu, A. C. Wu, K.-H. Chen, Y.-H. Lin, S.-W. Wang, T.-Y. Tsai, C.-C. Huang, and C.-C. Lee, "A low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SoC for MIPS performance improvement," *IEEE J. Solid-State Circuits*, vol. 48, no. 4, pp. 1018–1030, Apr. 2013.
- [66] F. Yang and P. K. T. Mok, "A 0.6–1V input capacitor-less asynchronous digital LDO with fast transient response achieving 9.5b over 500 mA loading range in 65-nm CMOS," in *Proc. ESSCIRC Conf. 41st Eur. Solid-State Circuits Conf. (ESSCIRC)*, Graz, Austria, Sep. 2015, pp. 180–183.
- [67] F. Yang and P. K. T. Mok, "A nanosecond-transient fine-grained digital LDO with multi-step switching scheme and asynchronous adaptive pipeline control," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2463–2474, Sep. 2017.
- [68] M. A. Akram, W. Hong, and I.-C. Hwang, "Fast transient fully standard-cell-based all digital low-dropout regulator with 99.97% current efficiency," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 8011–8019, Sep. 2018.
- [69] H. Zhang, P. Wan, J. Geng, Z. Liu, and Z. Chen, "A fast transient response digital LDO with a TDC-based signal converter," *Electronics*, vol. 9, no. 1, p. 132, Jan. 2020.
- [70] J. Yang, Y. Chen, H. Qian, Y. Wang, and R. Yue, "A 3.65 mW 5 bit 2GS/s flash ADC with built-in reference voltage in 65 nm CMOS process," in *Proc. IEEE 11th Int. Conf. Solid-State Integr. Circuit Technol.*, Xi'an, China, Oct. 2012, pp. 1–3.
- [71] Y. Chen, P.-I. Mak, J. Yang, R. Yue, and Y. Wang, "Comparator with built-in reference voltage generation and split-ROM encoder for a high-speed flash ADC," in *Proc. Int. Symp. Signals, Circuits Syst. (ISSCS)*, Iasi, Romania, Jul. 2015, pp. 1–4.
- [72] Z. Wang, Y. Chen, and H. Qian, "A 1.5GS/s 6bit 2bit/step asynchronous time interleaved SAR ADC in 65 nm CMOS," *ECS Trans.*, vol. 44, no. 1, pp. 121–125, Mar. 2012.
- [73] M. Li, Y. Yao, B. Hu, J. Wei, Y. Chen, S. Ma, F. Ye, and J. Ren, "A 6.94-fJ/conversion-step 12-bit 100-MS/s asynchronous SAR ADC exploiting split-CDAC in 65-nm CMOS," *IEEE Access*, vol. 9, pp. 77545–77554, 2021.
- [74] C. Lim, D. Mandal, B. Bakkaloglu, and S. Kiaei, "A 50-mA 99.2% peak current efficiency, 250-ns settling time digital low-dropout regulator with transient enhanced PI controller," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 8, pp. 2360–2370, Aug. 2017.
- [75] B. Nguyen, N. Tang, Z. Zhou, W. Hong, D. Heo, Y. Tang, and P. Zhang, "A sub-1V analog-assisted inverter-based digital low-dropout regulator with a fast response time at 25 mA/100ps and 99.4% current efficiency," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Austin, TX, USA, Apr. 2019, pp. 1–4.
- [76] F. Yang and P. K. T. Mok, "Fast-transient asynchronous digital LDO with load regulation enhancement by soft multi-step switching and adaptive timing techniques in 65-nm CMOS," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, San Jose, CA, USA, Sep. 2015, pp. 1–4.
- [77] A. Singh, M. Kar, V. C. K. Chekuri, S. K. Mathew, A. Rajan, V. De, and S. Mukhopadhyay, "A digital low-dropout regulator with autotuned PID compensator and dynamic gain control for improved transient performance under process variations and aging," *IEEE Trans. Power Electron.*, vol. 35, no. 3, pp. 3242–3253, Mar. 2020.
- [78] J. Lee, J. Bang, Y. Lim, S. Yoo, Y. Lee, T. Seong, and J. Choi, "A fast-transient and high-accuracy, adaptive-sampling digital LDO using a single-VCO-based edge-racing time quantizer," *IEEE Solid-State Circuits Lett.*, vol. 2, no. 12, pp. 305–308, Dec. 2019.
- [79] X. Sun, A. Boora, W. Zhang, V. R. Pamula, and V. Sathe, "14.5 A 0.6-to-1.1 V computationally regulated digital LDO with 2.79-cycle mean settling time and autonomous runtime gain tracking in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2019, pp. 230–232.
- [80] S. Sunny, Y. Chen, and C. C. Boon, "A 4.06 mW 10-bit 150 MS/s SAR ADC with 1.5-bit/cycle operation for medical imaging applications," *IEEE Sensors J.*, vol. 18, no. 11, pp. 4553–4560, Jun. 2018.
- [81] Z. Xu, B. Hu, T. Wu, Y. Yao, Y. Chen, J. Ren, and S. Ma, "A 12-bit 50 MS/s split-CDAC-based SAR ADC integrating input programmable gain amplifier and reference voltage buffer," *Electronics*, vol. 11, no. 12, p. 1841, Jun. 2022.
- [82] Q. Zhang, N. Ning, Z. Zhang, J. Li, K. Wu, Y. Chen, and Q. Yu, "A 13-bit ENOB third-order noise-shaping SAR ADC employing hybrid error control structure and LMS-based foreground digital calibration," *IEEE J. Solid-State Circuits*, vol. 57, no. 7, pp. 2181–2195, Jul. 2022.
- [83] D. Kim and M. Seok, "8.2 fully integrated low-drop-out regulator based on event-driven PI control," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Jan. 2016, pp. 148–149.
- [84] D. Kim, J. Kim, H. Ham, and M. Seok, "20.6 A 0.5 V-VIN 1.44 mA-class event-driven digital LDO with a fully integrated 100pF output capacitor," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2017, pp. 346–347.

- [85] S. Kundu, M. Liu, S.-J. Wen, R. Wong, and C. H. Kim, "A fully integrated digital LDO with built-in adaptive sampling and active voltage positioning using a beat-frequency quantizer," *IEEE J. Solid-State Circuits*, vol. 54, no. 1, pp. 109–120, Jan. 2019.
- [86] J.-G. Kang, J. Park, M.-G. Jeong, and C. Yoo, "Digital low-dropout regulator with voltage-controlled oscillator based control," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6951–6961, Jun. 2022.
- [87] S. B. Nasir and A. Raychowdhury, "On limit cycle oscillations in discrete-time digital linear regulators," in *Proc. IEEE Appl. Power Electron. Conf. Exposit. (APEC)*, Charlotte, NC, USA, Mar. 2015, pp. 371–376.
- [88] M. Huang, Y. Lu, S.-W. Sin, R. P. Martins, and W.-H. Ki, "Limit cycle oscillation reduction for digital low dropout regulators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 9, pp. 903–907, Sep. 2016.
- [89] A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan, "High-efficiency multiple-output DC–DC conversion for low-voltage systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 8, no. 3, pp. 252–263, Jun. 2000.
- [90] M. P. Chan and P. K. T. Mok, "Design and implementation of fully integrated digitally controlled current-mode buck converter," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 8, pp. 1980–1991, Aug. 2011.
- [91] F. Yang, Y. Lu, and P. K. T. Mok, "A comparative analysis on binary and multiple-unary weighted power stage design for digital LDO," in *Proc. IEEE Asia Pacific Conf. Circuits Syst. (APCCAS)*, Jeju-do, South Korea, Oct. 2016, pp. 41–42.
- [92] L. G. Salem, J. Warchall, and P. P. Mercier, "A successive approximation recursive digital low-dropout voltage regulator with PD compensation and sub-LSB duty control," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 35–49, Jan. 2018.
- [93] L. G. Salem, J. Warchall, and P. P. Mercier, "20.3 A 100nA-to-2 mA successive-approximation digital LDO with PD compensation and sub-LSB duty control achieving a 15.1ns response time at 0.5V," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2017, pp. 340–341.
- [94] M. A. Akram, W. Hong, and I.-C. Hwang, "Capacitorless self-clocked all-digital low-dropout regulator," *IEEE J. Solid-State Circuits*, vol. 54, no. 1, pp. 266–276, Jan. 2019.
- [95] Z. D. Ding, X. Y. Xu, H. X. Song, W. Rhee, and Z. H. Wang, "Flash ADC-based digital LDO with non-linear decoder and exponential-ratio array," *Electron. Lett.*, vol. 55, no. 10, pp. 585–586, May 2019.
- [96] S. Gangopadhyay, D. Somasekhar, J. W. Tschanz, and A. Raychowdhury, "A 32 nm embedded, fully-digital, phase-locked low dropout regulator for fine grained power management in digital circuits," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2684–2693, Nov. 2014.
- [97] M. Huang, Y. Lu, and R. P. Martins, "An analog-proportional digital-integral multiloop digital LDO with PSR improvement and LCO reduction," *IEEE J. Solid-State Circuits*, vol. 55, no. 6, pp. 1637–1650, Jun. 2020, doi: [10.1109/JSSC.2020.2967540](https://doi.org/10.1109/JSSC.2020.2967540).
- [98] J.-H. Lin, S.-H. Yang, B. Muniandi, Y.-S. Ma, C.-M. Huang, K.-H. Chen, Y.-H. Lin, S.-R. Lin, and T.-Y. Tsai, "A high efficiency and fast transient digital low-dropout regulator with the burst mode corresponding to the power-saving modes of DC–DC switching converters," *IEEE Trans. Power Electron.*, vol. 35, no. 4, pp. 3997–4008, Apr. 2020.
- [99] S. Chaubey, M. Madhusudan, and R. Harjani, "Design techniques for zero steady-state output ripple in digital low dropout regulators," in *Proc. IEEE 62nd Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Dallas, TX, USA, Aug. 2019, pp. 1041–1044.
- [100] S. J. Kim, S. B. Chang, and M. Seok, "A high PSRR, low ripple, temperature-compensated, 10- μ A-class digital LDO based on current-source power-FETs for a sub-mW SoC," *IEEE Solid-State Circuits Lett.*, vol. 4, pp. 88–91, 2021.
- [101] M. Asif, I. Ali, D. Khan, M. R. U. Rehman, M. Basim, Y. G. Pu, M. Lee, K. C. Hwang, Y. Yang, and K.-Y. Lee, "A high performance adaptive digital LDO regulator with dithering and dynamic frequency scaling for IoT applications," *IEEE Access*, vol. 8, pp. 132200–132211, 2020.
- [102] M. Lüders, B. Eversmann, J. Gerber, K. Huber, R. Kuhn, D. Schmitt-Landsiedel, and R. Brederlow, "A fully-integrated system power aware LDO for energy harvesting applications," in *Proc. Symp. VLSI Circuits Dig. Tech. Papers*, Kyoto, Japan, Jun. 2011, pp. 244–245.
- [103] A. Raychowdhury, D. Somasekhar, J. Tschanz, and V. De, "A fully-digital phase-locked low dropout regulator in 32 nm CMOS," in *Proc. Symp. VLSI Circuits (VLSIC)*, Honolulu, HI, USA, Jun. 2012, pp. 148–149, doi: [10.1109/VLSIC.2012.6243833](https://doi.org/10.1109/VLSIC.2012.6243833).
- [104] K. C. Woo and B. D. Yang, "Low-ripple coarse-fine digital low-dropout regulator without ringing in the transient state," *Etri J.*, vol. 42, no. 5, pp. 793–801, Oct. 2020.
- [105] M. Huang, Y. Lu, S.-W. Sin, U. Seng-Pan, and R. P. Martins, "A fully integrated digital LDO with coarse–fine-tuning and burst-mode operation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 63, no. 7, pp. 683–687, Jul. 2016.
- [106] L. Qian, D. Li, K. Qian, Y. Ye, Y. Xia, and T. Mak, "A fast-transient response digital low-dropout regulator with dual-modes tuning technique," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 12, pp. 2943–2947, Dec. 2020.
- [107] J. Shi, B. Zhao, Z. Tang, P. Ma, and Z. Di, "A self-clocked binary-searching digital low-dropout regulator with fast transient response," *IEICE Electron. Exp.*, vol. 17, no. 21, Nov. 2020, Art. no. 20200297.
- [108] M. Marcu and D. Tudor, "Execution framework model for power-aware applications," in *Proc. 3rd Int. Congr. Ultra Modern Telecommun. Control Syst. Workshops (ICUMT)*, Budapest, Hungary, Oct. 2011, pp. 1–8.
- [109] Y.-W. Bai and H.-C. Chen, "Design and implementation of low-power tablet PCs," *Proc. IEEE Int. Symp. Consum. Electron.*, St. Petersburg, Russia, Jun. 2006, pp. 1–6.
- [110] M. Huang, Y. Lu, U. Seng-Pan, and R. P. Martins, "20.4 an output-capacitor-free analog-assisted digital low-dropout regulator with tri-loop control," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2017, pp. 342–343.
- [111] M. Huang, Y. Lu, and R. P. Martins, "An analog-assisted tri-loop digital low-dropout regulator," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 20–34, Jan. 2018.
- [112] Y. Lu, F. Chen, and P. K. T. Mok, "A single-controller-four-output analog-assisted digital LDO with adaptive-time-multiplexing control in 65-nm CMOS," in *Proc. IEEE 45th Eur. Solid State Circuits Conf. (ESSCIRC)*, Cracow, Poland, Sep. 2019, pp. 289–292.
- [113] Y. Lu, F. Yang, F. Chen, and P. K. T. Mok, "A distributed power delivery grid based on analog-assisted digital LDOs with cooperative regulation and IR-drop reduction," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 8, pp. 2859–2871, Aug. 2020.
- [114] Y. Lu, F. Yang, F. Chen, and P. K. T. Mok, "A 500 mA analog-assisted digital-LDO-based on-chip distributed power delivery grid with cooperative regulation and IR-drop reduction in 65 nm CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2018, pp. 310–312.
- [115] X. Wang and P. P. Mercier, "A dynamically high-impedance charge-pump-based LDO with digital-LDO-Like properties achieving a sub-4-fs FoM," *IEEE J. Solid-State Circuits*, vol. 55, no. 3, pp. 719–730, Mar. 2020.
- [116] M. Cheah, D. Mandal, B. Bakaloglu, and S. Kiaei, "A 100-mA, 99.11% current efficiency, 2-mVpp ripple digitally controlled LDO with active ripple suppression," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 25, no. 2, pp. 696–704, Feb. 2017.
- [117] S. J. Kim, D. Kim, H. Ham, J. Kim, and M. Seok, "A 67.1-ps FOM, 0.5-V-hybrid digital LDO with asynchronous feedforward control via slope detection and synchronous PI with state-based hysteresis clock switching," *IEEE Solid-State Circuits Lett.*, vol. 1, no. 5, pp. 130–133, May 2018.
- [118] S. B. Nasir, S. Sen, and A. Raychowdhury, "A 130 nm hybrid low dropout regulator based on switched mode control for digital load circuits," in *Proc. ESSCIRC Conf. 42nd Eur. Solid-State Circuits Conf.*, Lausanne, Switzerland, Sep. 2016, pp. 317–320.
- [119] S. B. Nasir, S. Sen, and A. Raychowdhury, "Switched-mode-control based hybrid LDO for fine-grain power management of digital load circuits," *IEEE J. Solid-State Circuits*, vol. 53, no. 2, pp. 569–581, Feb. 2018.
- [120] X. Liu, H. K. Krishnamurthy, T. Na, S. Weng, K. Z. Ahmed, K. Ravichandran, J. Tschanz, and V. De, "14.7 A modular hybrid LDO with fast load-transient response and programmable PSRR in 14 nm CMOS featuring dynamic clamp tuning and time-constant compensation," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2019, pp. 234–236.
- [121] M. Asif, I. Ali, D. Khan, M. R. U. Rehman, Y. Pu, S.-S. Yoo, and K.-Y. Lee, "Design of high performance hybrid type digital-feedback low drop-out regulator using SSCG technique," *IEEE Access*, vol. 9, pp. 28167–28176, 2021.

- [122] M. A. Akram, K.-S. Kim, S. Ha, and I.-C. Hwang, "Output-capacitorless tri-loop digital low dropout regulator achieving 99.91% current efficiency and 2.87 fs FOM," *IEEE Trans. Power Electron.*, vol. 36, no. 2, pp. 2044–2058, Feb. 2021.
- [123] Y. Park and D. Jeon, "A 270-mA self-calibrating-clocked output-capacitor-free LDO with 0.15–1.15V output range and 0.183-fs FoM," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 30, no. 9, pp. 1269–1280, Sep. 2022.
- [124] D. Kim, S. Kim, M. Seok, H. Ham, and J. Kim, "0.5 V-VIN, 165-mA/mm² fully-integrated digital LDO based on event-driven self-triggering control," in *Proc. IEEE Symp. VLSI Circuits*, Jun. 2018, pp. 109–110.
- [125] J.-E. Park and D.-K. Jeong, "A fully integrated 700 mA event-driven digital low-dropout regulator with residue-tracking loop for fine-grained power management unit," in *Proc. IEEE Symp. VLSI Circuits*, Honolulu, HI, USA, Jun. 2018, pp. 231–232.
- [126] Z. Wang, S. J. Kim, K. Bowman, and M. Seok, "Review, survey, and benchmark of recent digital LDO voltage regulators," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Newport Beach, CA, USA, Apr. 2022, pp. 01–08.



LI FANG LAI received the B.Eng. degree (Hons.) in electronic engineering from University Tun Hussein Onn Malaysia, in 2019. She is currently pursuing the master's degree with the Department of Electrical Engineering, Faculty of Engineering, University of Malaya, Malaysia. Her current research interests include design of low power supply power management integrated circuits and energy harvesting circuits with different CMOS technologies.



HARIKRISHNAN RAMIAH (Senior Member, IEEE) received the B.Eng. (Hons.), M.Sc., and Ph.D. degrees in electrical and electronic engineering, specializing in analog and digital IC design from Universiti Sains Malaysia, in 2000, 2003, and 2008, respectively.

In 2002, he was a High-Frequency Signal Integrity Analyst with Intel Technology Sdn. Bhd., Penang, and in 2003, he joined the SiresLabs Sdn. Bhd., Cyberjaya. He is currently a Professor with the Department of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia, where he focuses on RF integrated circuit (RFIC) and RF energy harvesting circuit design. He is also the Director of the Center of Research Industry 4.0 (CRI 4.0), University of Malaya. He has authored/coauthored several technical articles. His research interests include analog-integrated circuit design, RFIC design, VLSI system design, and radio frequency energy harvesting power management module design.

Prof. Ramiah is a member of the Institute of Electronics, Information, and Communication Engineers. He was a recipient of the Intel Fellowship Grant Award, from 2000 to 2008, and has been continuous international research funding, since 2014, such as the Motorola Foundation Grant. He is also a Chartered Engineer of the Institute of Electrical Technology and a Registered Professional Engineer under the Board of Engineers Malaysia.



YEE-CHYAN TAN received the B.Eng. (Hons.) and M.Sc. degrees in electrical and electronic engineering, specializing in analog and digital IC design from University Sains Malaysia, in 2002 and 2006, respectively. He is currently pursuing the Ph.D. degree with the Department of Electrical Engineering, Faculty of Engineering, University of Malaya, Kuala Lumpur. From 2005 to 2007, he was a Design Engineer with OYL Research and Development Sdn. Bhd.,

Malaysia (now known as Daikin Research and Development Malaysia Sdn. Bhd.). He was a Lecturer with the Electronics Section, British Malaysian

Institute, University Kuala Lumpur, Kuala Lumpur. He is also with the Department of Electronic Engineering, Faculty of Engineering and Green Technology, University Tunku Abdul Rahman, Malaysia. His research interest includes integrated circuit design in power management chips.



NAI SHYAN LAI received the B.Eng. degree (Hons.) in electrical engineering and the Ph.D. degree in silicon-based nano-electronics and radiation detectors from The University of New South Wales, in 2007 and 2012, respectively. He is currently an Associate Professor with the School of Engineering, Asia Pacific University of Technology & Innovation, working in the area of micro- and nano-electronics. Since 2009, he has been published most of his research work in IEEE

TRANSACTIONS, *American Institute of Physics*, *American Physical Society Journal*, and *Nature* group. His research interests include semiconductor micro- and nano-fabrication, quantum dot devices, cryogenic temperature measurements, single electron transistors, quantum computation, and silicon microdosimeters.



CHEE-CHEOW LIM was born in Kuala Lumpur, Malaysia. He received the B.Eng. degree (Hons.) in electrical and electronic engineering from the Asia Pacific University of Technology & Innovation (APU), Malaysia, in 2014, and the Ph.D. degree in electrical engineering from the University of Malaya (UM), Malaysia, in 2019.

From 2021 to 2022, he was an Analog Engineer with Intel Corporation. He is currently a Lecturer with APU. His research interests include CMOS RF integrated circuits and systems with specialization in RF oscillators, modeling, and characterization of passive inductors/transformers.

Dr. Lim received the Best Undergraduate Final Year Project Award, in 2014, IEEE ISSCC 2018 Student Travel Grant Award, and the IEEE SSCS Predoctoral Achievement Award (2018–2019).




YONG CHEN (Senior Member, IEEE) received the B.Eng. degree in electronic and information engineering from the Communication University of China (CUC), Beijing, China, in 2005, and the Ph.D. (Engineering) degree in microelectronics and solid-state electronics from the Institute of Microelectronics of Chinese Academy of Sciences (IMECAS), Beijing, in 2010.

From 2010 to 2013, he was a Postdoctoral Researcher with the Institute of Microelectronics, Tsinghua University, Beijing. From 2013 to 2016, he was a Research Fellow with VIRTUS/EEE, Nanyang Technological University, Singapore. He has been an Assistant Professor with the State Key Laboratory of Analog and Mixed-Signal VLSI (AMSV), University of Macau, Macau, China, since March 2016. His research interests include integrated circuit designs involving analog/mixed-signal/RF/mm-wave/sub-THz/wireline.

Dr. Chen was a recipient of the "Haixi" (three places across the Straits) postgraduate integrated circuit design competition (Second Prize), in 2009, the co-recipient of the Best Paper Award at the IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS), in 2019, the Best Student Paper Award (Third Place) at the IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, in 2021, the Macao Science and Technology Invention Award (First Prize), in 2020, the Macao Science and Technology Invention Award (Second Prize), in 2022, and Gold Leaf Prize (Top 10% Papers) at the 18th International Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), in 2023. He serves as the Vice-Chair (2019–2021) and the Chair (2021–2023) for IEEE Macau CAS Chapter; the Tutorial Chair for ICCS (2020); the Special Session Co-Chair for APCCAS (2022); a Conference Local Organization Committee for A-SSCC (2019); a member for IEEE Circuits and Systems Society, Circuits and Systems for Communications (CASCOM) Technical Committee, since 2020; a member of Technical Program Committee (TPC) for A-SSCC, since 2021, APCCAS

(2019–2022), ICTA, since 2020, NorCAS, since 2020, MWSCAS (2022), ICECS (2021), and ICSICT (2020 and 2022); a Review Committee Member for ISCAS, since 2021; and the TPC Co-Chair for ICCS (2021–2022). He was recognized as the top five associate editors, in 2020, the five highest-performing associate editors, in 2021, one of the three best associate editors, in 2022, and one of the three best reviewers, in 2022, of IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS. He has been serving as an Associate Editor for IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, since 2019, a Subject Editor for *Circuits and Systems*, since 2022, an Associate Editor for *IET Electronics Letters*, since 2020, an Editor for *International Journal of Circuit Theory and Applications* (IJCTA), since 2020, a Guest Editor (2022–2023) for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, in 2022, a Guest Editor (2021–2022) for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, and an Associate Editor for IEEE ACCESS (2019–2021).



PUI-IN MAK (Fellow, IEEE) received the Ph.D. degree from the University of Macau (UM), Macau, China, in 2006.

He is currently a Professor with the Department of ECE, UM Faculty of Science and Technology, the Interim Director of the UM State Key Laboratory of Analog and Mixed-Signal VLSI, and the Deputy Director (Research) of the UM Institute of Microelectronics. His research interests include analog and radio-frequency (RF) circuits and systems for wireless and multidisciplinary innovations.

Prof. Mak is a fellow of the Institution of Engineering and Technology (IET) and the U.K. Royal Society of Chemistry (RSC). In 2005, he was decorated with the Honorary Title of Value by the Macau Government. He has been an Overseas Expert of the Chinese Academy of Sciences, since 2018. He (co)-received the RFIC Best Student Paper Award, in 2021; DAC/ISSCC Student Paper Award, in 2005; CASS Outstanding Young Author Award, in 2010; National Scientific and Technological Progress Award, in 2011; a Best Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS (2012–2013); A-SSCC Distinguished Design Award, in 2015; and ISSCC Silkroad Award, in 2016. He was an Editorial Board Member of IEEE Press (2014–2016), a member of Board-of-Governors of IEEE Circuits and Systems Society (2009–2011), a Senior Editor of IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2014–2015), an Associate Editor of IEEE JOURNAL OF SOLID-STATE CIRCUITS, since 2018, IEEE SOLID-STATE CIRCUITS LETTERS, since 2017, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS, from 2010 to 2011 and from 2014 to 2015, and IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, from 2010 to 2013. He is/was the TPC Vice Co-Chair of ASP-DAC (2016), a TPC Member of A-SSCC (2013–2016), ESSCIRC (2016–2017), and ISSCC (2017–2019). He is/was a Distinguished Lecturer of IEEE Circuits and Systems Society (2014–2015) and IEEE Solid-State Circuits Society (2017–2018). He was the Chairperson of the Distinguished Lecturer Program of IEEE Circuits and Systems Society (2018–2019).



RUI P. MARTINS (Fellow, IEEE) was born in April 1957. He received the bachelor's, master's, Ph.D., and Habilitation (Full-Professor) degrees in electrical engineering and computer from the Department of Electrical and Computer Engineering (DECE), Instituto Superior Técnico (IST), University of Lisbon, Portugal, in 1980, 1985, 1992, and 2001, respectively.

He has been with DECE/IST, University of Lisbon, since October 1980, where he has been on leave, since October 1992, and DECE, Faculty of Science and Technology (FST), University of Macau (UM), Macau, China, where he has been a Chair Professor, since August 2013. In FST, he was the Dean (1994–1997), and has been the UM's Vice-Rector, since September 1997. From September 2008 to August 2018, he was the Vice-Rector (Research) and from September 2018 to August 2023, he was the Vice-Rector (Global Affairs). Within the scope of his teaching and research activities he has taught 21 bachelor's and master's courses and, in UM, has supervised (or co-supervised) 47 theses, Ph.D. (26), and master's (21). He has authored or coauthored: nine books and 12 book chapters; 49 patents, USA (39), Taiwan (three), and China (seven); 675 papers, in scientific journals (289), and in conference proceedings (386); and other 70 academic works, in a total of 815 publications. In 2003, he was with the Analog and Mixed-Signal VLSI Research Laboratory, UM, elevated, in January 2011, to the State Key Laboratory (SKLAB) of China (the first in Engineering in Macao), being its Founding Director. He was the Founding Chair of UMTEC (UM Company), from January 2009 to March 2019, supporting the incubation and creation of Digifluidic, in 2018, the first UM Spin-Off, whose CEO is a SKLAB Ph.D. graduate. He was also the Co-Founder of Chipidea Microelectronics, Macau (later Synopsys-Macao and now Akrostar, where the CEO is one of his Ph.D. graduates), in 2001 and 2002.

Prof. Martins has been a member of the Advisory Board of the *Journal of Semiconductors* of the Chinese Institute of Electronics (CIE), Institute of Semiconductors, Chinese Academy of Sciences, since January 2021, and has been a fellow of the Asia-Pacific Artificial Intelligent Association, since October 2021. He was also a member of IEEE CASS Fellow Evaluation Committee (2013, 2014, and 2018—Chair, and 2019, 2021, and 2022—Vice-Chair); IEEE Nominating Committee of Division I Director (CASS/EDS/SSCS), in 2014; and IEEE CASS Nominations Committee (2016–2017). In addition, he was the General Chair of ACM/IEEE Asia South Pacific Design Automation Conference—ASP-DAC'2016, receiving the IEEE Council on Electronic Design Automation (CEDA) Outstanding Service Award, in 2016, and also the General Chair of the IEEE Asian Solid-State Circuits Conference—A-SSCC 2019. He was the Vice-President (2005–2014), the President (2014–2017), and the Vice-President (2021–2024) of the Association of Portuguese Speaking Universities (AULP). He received three Macau Government Decorations: The Medal of Professional Merit (Portuguese-1999), the Honorary Title of Value (Chinese-2001), and the Medal of Merit in Education (Chinese-2021). In July 2010, he was elected, unanimously, as a corresponding member of the Lisbon Academy of Sciences, being the only Portuguese Academician working and living in Asia. He was the Founding Chair of IEEE Macau Section (2003–2005) and IEEE Macau Joint-Chapter on Circuits and Systems (CAS)/Communications (COM) (2005–2008) [2009 World Chapter of the Year of IEEE CAS Society (CASS)], the General Chair of IEEE Asia-Pacific Conference on CA—APCCAS'2008, the Vice-President (VP) Region 10 (Asia, Australia, and Pacific) (2009–2011), VP-World Regional Activities and Membership of IEEE CASS (2012–2013), an Associate Editor of IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS (2010–2013), and a nominated Best Associate Editor (2012–2013).

• • •