

Received 10 July 2023, accepted 15 July 2023, date of publication 20 July 2023, date of current version 28 July 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3297515

RESEARCH ARTICLE

A 10 Gb/s Line Driver in 65 nm CMOS Technology for Radiation-Pervaded and High-Temperature Applications

GABRIELE CIARPI¹, (Member, IEEE), MARCO MESTICE¹,
DANIELE ROSSI¹, (Senior Member, IEEE), FABRIZIO PALLA²,
AND SERGIO SAPONARA¹, (Senior Member, IEEE)

¹Department of Information Engineering, University of Pisa, 56122 Pisa, Italy

²National Institute of Nuclear Physics, Pisa Section, 56124 Pisa, Italy

Corresponding author: Gabriele Ciarpi (gabriele.ciarpi@unipi.it)

This work was supported in part by Dipartimento di Eccellenza Crosslab and FoReLab Projects by the Italian Ministry of Education, University and Research (MIUR), and in part by the National Institute of Nuclear Physics (INFN) PHOS4BRAIN and FALAPHEL Projects.

ABSTRACT Links able to sustain high-speed data transfer while exposed to radiation phenomena are required by several applications, including aerospace and high-energy physics experiments. To satisfy this need, this paper outlines the design of a radiation-hard line driver for communication up to 10 Gb/s. The driver design is focused on the techniques adopted to increase its radiation hardness, namely the use of long-channel transistors, the avoidance of p-type MOSFETs and thick oxide devices. Circuitual strategies to boost driver speed, such as inductive peaking, buffer chaining, and optimal layout placement and routing, are discussed and implemented to compensate for the downsides caused by adopted radiation-hard techniques. The driver, fabricated in 65 nm technology, has been experimentally tested demonstrating its ability to operate up to 10 Gb/s in a radiation-pervaded environment. In particular, after exposure to 1 Grad(SiO₂) X-ray, the line driver exhibits an output signal amplitude reduction of 18.3% and a jitter increase of 5.53%. Performed temperature tests highlight that the line driver is capable to operate at 125 °C with 15.9% and 6.7% output signal swing reduction and jitter increase, respectively. The temperature tests also demonstrate the driver's ability to work up to 160 °C with an output signal swing reduction below 25% and a jitter increase below 12%.

INDEX TERMS Aerospace, high energy physics, high speed, high temperature, integrated circuit, line driver, radiation hardening by design, total ionization dose.

I. INTRODUCTION

Several applications pose challenges to the use of CMOS technology in harsh conditions such as high radiation levels and high-temperature environments. The introduction of all-electric propulsion spacecrafts has made the radiation tolerance requirements for geosynchronous satellites even more severe. Indeed, all-electric propulsion spacecrafts having low weight enable savings on launch costs, but it takes them 200 to 400 days to cross the heart of the Van Allen radiation belts. This slow ascension results in an increase in the level

The associate editor coordinating the review of this manuscript and approving it for publication was Dusan Grujic¹.

of radiation dose cumulated on onboard electronics [1], [2]. Looking farther into space exploration, the Europa satellite requires electronics that can withstand cumulative dose levels of 5 Mrad in 2 weeks, with 2.54 mm of aluminum shielding [3]. Naturally, the greater the radiation hardness of the onboard electronics, the thinner the shielding could be to save on launch costs.

Besides the challenges posed by space applications, high-energy physics experiments demand electronic equipment with high levels of radiation tolerance as a key point for reliable results. As an example, in the current setup of the Large Hadron Collider, electronic integrated circuits fabricated in commercial silicon technologies are qualified for hundreds of

Mrad [4]. According to the current CERN schedule, the more powerful Future Circular Collider (FCC) will start operating by 2035 with a forecasted electronics radiation hardness of about 1 Grad(SiO₂) [5].

Both space and HEP applications necessitate high-speed communication links. Current trends in satellite design indicate a substantial growth in onboard data traffic and digital processing. The throughput of next-generation satellites for digital telecom applications, as well as for scientific missions, surveillance, and remote sensing, will exceed terabits per second of data that must be processed on board. For instance, high-resolution cameras and synthetic aperture radars need high-speed communications between the instruments and the onboard data storage system [6]. The particle tracking inside the FCC will rely on thousands of sensors placed around the beam collision point, requiring parallel links with several Gb/s speeds to collect information data from the inner tracker [5].

In this paper, the design and experimental verification of a full-custom line driver able to sustain a high-speed communication link in a radiation-pervaded environment is presented. In particular, a summary of the main radiation effects on silicon devices is presented in Section II with a focus on advanced CMOS technology. In the same section, the main design techniques employed in the line driver design to counteract the effects of radiation are also discussed.

The driver architecture is discussed in Section III with a thorough description of the design of each stage. Section IV concerns the layout design phase with the description of the solutions adopted to design the driver for a radiation-pervaded environment. Section V describes the simulation results of the proposed line driver for different corners. In Section V, the results obtained by the experimental test of the fabricated driver are reported and analyzed. In particular, results for both standard and radiation environment tests are discussed. Section V deals with the analysis of the state-of-the-art line drivers and their performance compared with the proposed device. Conclusions are drawn in Section VI.

II. TID EFFECTS ON INTEGRATED DEVICES

Radiation effects on silicon devices can be either sudden or cumulative. The former produces a temporary system disturbance usually denoted as single event effect (SEE), which is caused by high-energy particle collisions with the silicon chip. The latter, on the other hand, degrades system performance over time, such as total ionizing dose (TID) accumulation in device insulators.

Considering the nature of the proposed driver device, which lacks memory cells that could be corrupted by SEE events, this paper focuses on the cumulated dose effects [7], [8], [9], [10].

A. TID EFFECTS ON CMOS TECHNOLOGIES

Due to radiation, electron ionization can occur in insulating layers, leading to charge accumulation, and resulting in unintended local fields. In MOSFET transistors, after

electron-hole pairs generations in oxide, they are separated by the electric field rapidly drifting toward the gate and the Si/SiO₂ interface. As the holes approach this interface (a few nm away from it), some fraction of them will be trapped, leading to positive oxide-trapped charge accumulation. In addition, another effect of ionizing radiation in MOSFET devices is the formation of trap states at the interface, which can capture charge carriers [11], [12]. The amount of trapped charge and its effects are typically proportional to the square of the oxide thickness. For thickness oxide below 10 nm, there is an even greater benefit thanks to the hole annealing through tunneling. Therefore, the use of advanced technologies with thin gate oxide is expected to improve device and circuit performance in terms of radiation hardness [13]. However, on closer inspection, other thick oxide layers near the MOSFET devices may affect their behavior [14]. Indeed, charge buildup can occur in gate spacers for the creation of lightly doped drain (LDD) regions and in the shallow trench isolation (STI) oxide used for device separation. Being the LDD and STI located near the channel, the electrical fields generated by the charge trapped in these thick oxide structures have a direct effect on the carriers in the channel.

Considering the 65 nm CMOS technology targeted in this work, a severe impact is expected in N- and P-type diode-connected MOSFETS when exposed to high radiation levels [15], [16]. In particular, the on-current loss in minimum length devices reaches 52% and 98% for N and P devices, respectively, when exposed to 1 Grad(SiO₂).

This current decrease is mainly due to the shift of the threshold voltage and the reduction of carrier mobility. Since transistor threshold voltage is defined as the minimum gate-source voltage required to create the channel, its value is particularly impacted by the parasitic charge generated by ionizing radiation in the gate-oxide, oxide interface, gate-spacers, and STI.

Charge nature is what distinguishes the performance of N- and P-type devices. Indeed, for P-MOSFETS all trapped charges are positive, hindering the channel creation (threshold voltage increases in the module). For N-MOSFETS, all charges are positive except those trapped on the interface, providing a partial compensation on the threshold voltage variation (to be noted that positive charge leads to threshold voltage decrement for N-MOSFETS). Concerning the carrier mobility inside the MOSFET, it is mainly reduced by the traps generated in the channel near the Si/SiO₂ interface and by the increase of LDD resistance. Indeed, the charge buildup in the gate spacers and at their interfaces can modify the effective doping of LDD increasing the channel series resistance [16].

B. TID RHBD TECHNIQUES

Considering all these effects, some radiation hardening by design (RHBD) techniques have to be adopted to extend the operability of MOSFET devices in environments pervaded by radiation [12], [17].

In the proposed driver, presented in Section III, three main RHBD solutions are adopted to improve its radiation hardness.

The first solution, which also guides the selection of the driver architecture, is to avoid employing P-MOSFET devices. This approach is derived from the noticeable performance reduction of these devices when exposed to high-level radiation, as discussed in the previous section.

Note that this solution was not dictated by the limit to the selected technology to achieve 10 Gb/s. In fact, 65 nm CMOS drivers operating over 10 Gb/s in standard conditions are already presented in the literature [18].

The second solution adopted relies on the use of long-channel devices. This choice allows us to physically separate the gate spacer from the channel center, thus making the effect of the spacer accumulated charge on the channel less significant. On the one hand, this approach improves the device radiation hardness but, on the other hand, it lowers the MOSFET cutoff frequency, thus reducing the circuit speed. As a result, for the high-speed driver design, a tradeoff between radiation hardness and speed performance is achieved by selecting a minimum transistor length equal to 120 nm. This value corresponds to twice the minimum length available in the selected technology (minimum length equal to 60 nm).

The third solution is based on the engineering of the MOSFET layout. It consists of designing the transistor gate as a closed shape to obtain the so-called enclosed layout transistors (ELTs) [19], [20], [21], [22]. This layout solution has the advantage to remove the interface between the transistor gate and the STI, limiting the impact on the device channel of charge generated in STI structures due to the radiation.

III. DRIVER ARCHITECTURE

A. DRIVER ARCHITECTURE

The line driver is designed to feed $50\ \Omega$ transmission lines with a $100\ \Omega$ differential termination. It is composed of three stages: an output stage, two predriver stages, and an input stage. As stated in the previous section, the achievement of both high-speed and high-radiation hardness characteristics is strongly limited if P-MOSFET devices are used. For this reason, the proposed high-speed driver is based on Current Mode Logic (CML). It enables high-speed applications to operate in this harsh environment thanks to the use of only N-MOSFETs and passive devices.

The core supply voltage of the targeted technology is 1.2 V, which is suitable for low-power digital systems. However, a higher supply voltage for the input-output stages is more appropriate for achieving a higher signal-to-noise ratio in harsh environments. Indeed, having differential output signals with wide swings helps address the issues relevant to the considered harsh environment (e.g., radiation and temperature as shown in Sections V.B and V.C), and improve the reliability of high-speed communication links operating in this environment. Considering these requirements, two different supply voltages are adopted for the driver: VDD-L

equal to 1.4 V for the input and predriver stages, and VDD-H equal to 2.4 V for the output stage, as shown in Fig. 1.




FIGURE 1. Driver architecture. From the left to the right: input pads, input stage, predriver stages, output stage, and output pads.

A multi-stage architecture composed of three main blocks is adopted for the driver to face the speed and voltage requirements. Below, the description of every single stage is reported following the natural design process, from the output toward the input stage.

B. OUTPUT STAGE

Considering the adoption of a 2.4 V supply voltage, a differential cascode architecture is implemented in the last stage, as illustrated in Fig. 2.




FIGURE 2. Output stage schematic.

Indeed, different from typical applications where high-voltage MOSFETs could be adopted for wide voltage range management [23], [24], [25], the high level of radiation that the driver should sustain makes this approach not worth considering. Indeed, being these devices fabricated with thick gate oxide, they exhibit low radiation hardness. In addition, the cascode architecture, by minimizing Miller's effect on the output capacitance, allows for a reduction in the stage's input capacitance. An internal termination of $50\ \Omega$ connected to the power supply is inserted to accomplish load matching across the entire frequency range. Considering this choice and the targeted $1\ V_{p-p}$ differential output voltage swing, the stage is designed for a tail current of about 28 mA. To sustain this current level wide MOSFETs are employed, i.e., $84\ \mu\text{m}$

(8.4 $\mu\text{m} \times 10$ fingers) wide devices for the common source couple, and 168 μm (8.4 $\mu\text{m} \times 20$ fingers) wide for the common gate ones.

Additionally, a shunt peaking technique is introduced in the output stage to counteract the detrimental impact of large load capacitance of the electro-static discharge protections on the bandwidth. This technique, thanks to the use of an inductor connected in series with the pull-up resistor, allows for the extension of the output stage bandwidth. Particularly, the inductor acting as a high impedance for high frequency directs the output signal toward the output port instead of the power supply.

In terms of the zero-poles approach, the inductor generates a zero and a couple of conjugated poles changing the frequency response from

$$H(\omega) \approx -\frac{g_m R}{1 + j\omega RC} \quad (1)$$

to

$$H(\omega) \approx -g_m R \frac{(1 + j\omega \frac{L}{R})}{1 + j\omega RC + \omega^2 LC} \quad (2)$$

In (1) and (2), g_m is the transconductance of the differential MOSFET, L is the value of the inserted inductor, and R and C are the resistance and capacitance viewed at the output node. This solution enables a 4-5 times bandwidth extension that is paid with a wider layout area [26], [27]. The common value for the inductor that enables the bandwidth extension while providing the maximally flat gain is $L = R^2 C / 0.4$. However, in the proposed driver a greater inductor value is used to compensate for the bandwidth loss caused by connection parasitics. After the first sizing of the proposed line driver, post-layout simulations are performed to properly define the required inductor values.

For system bandwidth enhancement, other broadband techniques such as series peaking, T-coil peaking, and transformer peaking could be applied. However, compared with the adopted shunt peaking, the series peaking techniques result in a lower bandwidth extension. Instead, although the use of T-coils and transformers could generate a wider increase in bandwidth than the adopted solution, they need nearly twice as much area [28].

Fig. 3 depicts the image of the integrated inductor for the shunt peaking technique. The inductor structure is composed of a differential inductor with a central tap to minimize the layout area. In this configuration, both the inductors of the CML stage branches (L_{os} in Fig. 2) are interleaved in a concentric octagonal shape sharing the electromagnetic flux. High metal layers are employed in the inductor design because they have a lower resistivity due to their greater thickness compared to lower metal levels.

Squares of lower-level metals are placed in the empty area under the inductor for planarity purposes. In Fig. 4 the inductor value and its quality factor as a function of the frequency are shown. The inductance is about constant up to 10 GHz achieving a high-quality factor of 14.8 at 12.8 GHz.




FIGURE 3. Image of the symmetrical inductor with a center tap used in the driver output stage.




FIGURE 4. The inductance and quality factor of the inductor that are shown in Fig. 3. Data are extracted by electromagnetic simulations.

Differently from classical RF applications, for the shunt peaking technique adopted in the proposed line driver, the main inductor parameter is having the inductor value constant throughout a broad frequency range. Instead, a high-quality factor is not essential since the inductor is connected in series with the CML pull-up resistance. Hence, the inductor series resistance could be compensated by reducing the pull-up resistance accordingly.

C. PREDRIVER STAGES

As a consequence of the output stage sizing, the previous stage is loaded with a 356 fF capacitor making it difficult to achieve the target speed. Therefore, a two-stage CML tapered chain is used to properly drive the output stage. It is designed considering a tapered factor of two, scaling the MOSFETs, pull-up resistors, and tail current consequently. A logic swing value of about 600 mV with a common mode of 0.9 V is chosen for the buffer stages of the pre-driver to guarantee the complete swing of the differential couple.

The second predriver stage is sized for a tail current of 14 mA, a differential couple width of 48 μm , and a pull-up resistor of 45 Ω . Consequently, the first stage is sized with a tail current of 7 mA, a differential couple width of 24 μm (6 $\mu\text{m} \times 4$ fingers), and a 90 Ω pull-up resistor.

To extend the driver bandwidth, a shunt inductive peaking technique is employed in both stages using 1.4 nH inductors similar to those used in the output stage. The schematic view of the predriver is shown in Fig. 5.




FIGURE 5. Schematic of the predriver stages.

D. INPUT STAGE

An additional stage is introduced at the driver input to fulfill three tasks: further reducing the input capacitance, adjusting the common mode level of the input signals, and creating a differential 100 Ω termination for the input signals. Since the driver is assumed to be coupled with AC signals, the common mode of the input signal is generated inside the chip with a partition of the supply voltage in the first stage. This allows the constraints of the available test instruments to be released from those of the driver. This enables testing of the driver using equipment without common mode control.




FIGURE 6. Input stage schematic.

The input stage is sized with a tail current equal to 5 mA, a differential couple width of 15 μm (2.1 $\mu\text{m} \times 4$ fingers), and 120 Ω pull-up resistors. The Input stage schematic is depicted in Fig. 6.

IV. DRIVER LAYOUT

The layout of the driver is based on a full custom approach. It is meant to fit in a 1 mm \times 1 mm chip with the driver outputs on the opposite side than the input signals. The layout

of every single device adopts techniques aimed at mitigating the radiation and high-temperature effects. The layout of all MOSFETs and resistors is realized with an interdigitated structure for matching purposes, which also allows us to reduce the effects of TID. Indeed, this structure allows having a uniform TID charge on the devices, which helps to increase the TID radiation hardness thanks to the adopted differential architecture.

One of the main challenges in the layout phase is related to the metal electromigration that limits the minimum metal widths and via numbers. This effect is particularly relevant when operating at high temperatures. Indeed, according to technology data, the maximum current density in metal paths and vias should be reduced by a factor of 8.8 when passing from 85 $^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$ to avoid electromigration phenomena [29].

At first glance, designing very wide metal tracks to connect the single driver devices appears to be the solution to the electromigration problem when running at high temperatures. However, the wider the path, the greater the parasitic capacitance of the connection, which reduces the driver's speed. In the driver's layout design, two solutions are adopted to overcome this issue. The first solution, particularly adopted for short connections, is the routing of the signals on parallel stacked metals. This solution satisfies the electromigration rules with a limited increase of the parasitic capacitance. Indeed, the upper and lower capacitances of the metal remain unchanged and only the lateral capacitance increases with a limited impact on the total capacitance.

The second solution is the use of the thicker top metals available in the technology (metals six, seven, and eight) to route the signal between adjacent stages. Since these metals are thicker than bottom metals, they have a higher current density limit preserving the same parasitic capacitance. A drawback of this solution is that the signals should pass through several vias to reach the top metals, and each via has its parasitic resistance and capacitance that degrade signal quality.

In order to ensure substrate ground potential and drain out parasitic charge generated by TID, all the free layout space is filled with a grid of substrate contacts connected to the GND pads.

Fig. 7 shows the layout of the driver, whose area is dominated by the inductors and by metal paths used for signals and power routing. The whole area is about 0.181 mm² and is constrained by the placement of the pads; a layout optimization could be performed for area reduction.

Fig. 8 depicts the picture of the 1 mm \times 1 mm chip fabricated in commercial 65 nm technology. The driver is located on the right-hand side with input pads at the top, and output pads at the bottom, whereas supply voltages and biases are connected to the pads on the right.

V. DRIVER POST-LAYOUT SIMULATIONS

In this section, the driver post-layout simulation results are described. These simulations are performed after the




FIGURE 7. Image of the whole driver layout.




FIGURE 8. Microphotograph of the 1 mm² chip fabricated in 65 nm CMOS technology.

extraction of parasitic elements of the interconnections. Several simulations were performed considering different technology processes, supply voltages, and temperature (PVT). In particular, for the process variations, typical-typical (TT), fast-fast (FF), and slow-slow (SS) corners are used. For the supply voltage, a variation of $\pm 10\%$ from the nominal voltage values is considered. With regard to temperature, models of the devices of the used technology were characterized for a temperature ranging between $-40\text{ }^\circ\text{C}$ and $125\text{ }^\circ\text{C}$, hence this whole range was used for the proposed line driver characterization.

In order to simplify the data visualization, only the most extreme PVT parameter combinations are shown in this paper. In particular, the “typical” case is obtained with TT process, temperature of $27\text{ }^\circ\text{C}$, and nominal supply voltages. The “slow” case is represented by SS process, temperature

of $125\text{ }^\circ\text{C}$, and -10% variation of the supply voltages. The “fast” case is obtained with FF process, temperature of $-40\text{ }^\circ\text{C}$, and $+10\%$ Variation Of Both Supply Voltages.

Fig. 9 shows the simulation results of the eye diagrams of the output signals for the three different corners: typical, slow, and fast. As expected, it is possible to observe that the eye diagram of the slow case is closer than the others. This is due to the longer rise and fall times of the output signals and to the eye amplitude reduction. In contrast, the fast case has the widest open eye diagram. However, for all corners, the post-layout simulations show the driver ability to operate at 10 Gb/s with an eye-diagram amplitude greater than 1 V.




FIGURE 9. Eye diagrams of the line driver output signals for three limits cases: typical (TT process, $27\text{ }^\circ\text{C}$, and nominal supply voltages); slow (SS process, $125\text{ }^\circ\text{C}$, and -10% variation on the supply voltages); fast (FF process, $-40\text{ }^\circ\text{C}$, and $+10\%$ variation on the supply voltages).

Considering that the line driver should be driven by other devices able to generate high-speed serial data, such as Ser-Des devices, the post-layout simulation results of the output signal amplitude as a function of the amplitude of the input signals are reported in Fig. 10. The figure shows that to achieve an output voltage greater than 1 V in all three corners, the input voltage should be greater than 0.3 V.




FIGURE 10. Simulation results of the eye amplitude of the output voltage signals as a function of the input voltage for the three considered corners.

VI. DRIVER MEASUREMENTS

The experimental characterization of the driver is performed by gluing the chip directly on a test board and by wire

bonding the chip pads to the board traces. A four-layer board, shown in Fig. 11, has been designed and equipped with commercial off-the-shelf (COTS) components dedicated to the generation of supply voltages and bias current. A free space area of $2 \times 2 \text{ cm}^2$ is kept around the chip to confine the radiation test to the targeted chip preventing radiation impacts on COTS devices. High-speed traces that connect the driver's input and output pads with the SMA connectors are properly designed on a Rogers4003C substrate to present 50Ω transmission line characteristic impedance up to 15 GHz.




FIGURE 11. Image of the testing board with the chip directly bonded on it.

A. ELECTRICAL MEASUREMENTS

Nominally, the driver should be inserted in a data transmission chain integrated into a single IC and composed of a module for data processing, a data serializer, and then the designed line driver [30]. Therefore, the input data for the driver should be generated inside the same chip. However, considering the importance of the test of the single data transmission blocks, for the test of the driver the data are provided by an external generator. In particular, a pseudo-random binary sequence generator (PRBS) was implemented on a Kintex Ultrascale FPGA and used to feed the driver. The output data of the driver are then acquired by a 23 GHz 100 GS/s Tektronix oscilloscope with an internal 50Ω termination and analyzed.

Fig. 12 shows the comparison between the eye diagram of the signal generated by the FPGA used to feed the driver and the eye diagram of the driver output signal at 10 Gb/s.

The two measured eye diagrams show differences in terms of shape and amplitude; indeed, the driver output shows a more rounded shape with an amplitude that is twice that of the FPGA output.

A frequency-domain characterization is also carried out by feeding the driver with the PRBS-31 signals at different bit rates. Compared to classical frequency characterization using Vector Network Analyzer (VNA), this solution yields

more accurate transmission results. Indeed, although VNA measurements are less time-consuming, they feed the system with a single tone swept across the frequency range, thus not considering the intermodulation issue.




FIGURE 12. Eye diagram images for 10 Gb/s data rate for the signal at the FPGA output (top) and the driver output (bottom).




FIGURE 13. Eye amplitude of the driver output signals (in black) and of the driver input signals (in blue) as a function of the bit rate.

Fig. 13 shows the comparison between the eye diagram amplitude of the FPGA and driver output signals as a function of the bit rate values, from 1.25 Gb/s to 12 Gb/s. Considering a 3 dB bandwidth definition, a driver bandwidth limit of 10 Gb/s can be considered. To be noted that the results depicted in Fig. 13 are not de-embedded from the frequency limiters, such as testing boards, connectors, and cables. In addition, the FPGA output signals used for the driver feeding present a bandwidth limitation near 10 Gb/s.

B. RADIATION HARDNESS MEASUREMENTS

The driver radiation hardness is evaluated by exposing the test chip to X-rays at room temperature. The TID measurement is performed using the X-ray Seifert RP149 machine at the

X-ray facility at CERN. A high dose rate of about 8.2 Mrad/h is used for the test to reduce the testing time and the valuable machine uptime. Since the charge build-up in the oxide layers does not have enough time to recombine through annealing processes, this TID test is more conservative than the real case where the targeted dose is achieved in several years. The test is conducted with the same setup described in Section V.A.




FIGURE 14. Eye amplitude variation (black) and efficiency variation (blue) as a function of TID at room temperature.




FIGURE 15. Total Jitter variation of the driver output as a function on TID at room temperature.

The driver is fed with a PRBS pattern signal while it is exposed to X-rays. The driver output signals are acquired by the oscilloscope and read out at different dose levels. In Fig. 14, the eye amplitude reduction as a function of TID from 0 to 1 Grad(SiO₂) is plotted. In particular, an amplitude reduction of about 18.3% is shown at 1 Grad(SiO₂). It is worth noting that without the adoption of the radiation hardness techniques shown in Section II, an eye amplitude reduction of about 80% would be expected [14]. In addition, in the same figure, the line driver efficiency variation as a function of TID is plotted. It is calculated as the ratio between

the power delivered to the load and the line driver power consumption.

The total jitter measurement results are reported in Fig. 15 as a function of TID from 0 to 1 Grad(SiO₂). It shows an increase of only 5.53% when the driver is exposed to 1 Grad(SiO₂).

C. THERMAL MEASUREMENTS

Considering the stringent temperature requirements of space missions and the problems associated with silicon devices operating at high temperatures, such as the metals electromigration addressed in the layout phase in Section IV, studies of the driver exposed to different temperatures are performed. Concerning the driver behaviour at low temperatures, down to -40 °C, simulations confirm that no performance degradation is expected compared to room temperature. Furthermore, the electromigration problem is significantly reduced at low temperatures. Therefore, experimental measurements of the driver exposed to high temperatures are performed. For these measurements, to minimize the problems related to the exposition of COTS devices hosted on the testing board to high temperatures, a localized constant flux of hot air is used to heat the driver chip. The air temperature was controlled by an automatic system thanks to the use of a thermocouple sensor glued on the board as close to the driver chip as feasible and in the same small hot chamber. During the test, the driver was fed with PRBS signals and its outputs were acquired by the oscilloscope.

In Fig. 16, the output signal eye amplitude is reported as a function of the temperature from 25 °C up to 160 °C. Considering that the standard temperature for electronics in space missions is up to 125 °C, the output signal eye amplitude is reduced by 15.9% at that temperature.




FIGURE 16. Eye amplitude variation (black) and efficiency variation (blue) as a function of temperature.

However, the driver continues to work for higher temperatures with a quasi-linear decrement of the eye amplitude. Indeed, an eye amplitude reduction of 24.3% is measured

TABLE 1. State-of-the-art comparison.

	[31]	[32]	[33] [*]	[34]	[35]	[36] [†]	[18]	[37]	[38]	This work
Technology	Commercial SOI	Commercial SOI	180 nm	180 nm	180 nm	65 nm	65 nm	28 nm	28 nm	65 nm
Bit rate	400 Mb/s	400 Mb/s	1 Gb/s	1.2 Gb/s	3.2 Gb/s	2.56 Gb/s	12.5 Gb/s	1 Gb/s	12.5 Gb/s	10 Gb/s
Maximum Temperature	125 °C	85 °C	125 °C	-	-	125 °C	-	-	-	160 °C
Electrical output swing	800 mV	900 mV	3.3 V	900 mV	500 mV	200 mV	400 mV	450 mV	135 mV - 703 mV	1.15 V
Area	-	-	3.15* mm ²	-	1.8 mm ²	Schematic	0.24 mm ²	0.0085 mm ²	0.0196 mm ²	0.18 mm ²
Power Consumption	75.9 mW	76 mW	105.6 mW	-	135 mW	0.5 mW	4.85 mW	7.56 mW	13.52 mW - 21.49 mW	99.3 mW
TID tolerant	100 krad	100 krad	300 krad	1.68 Mrad	4.5 Mrad	500 Mrad	-	-	-	1 Grad

^{*}Quad-driver: it is composed of four parallel drivers. [†]Only results of schematic simulations are reported.

at 160 °C. In addition, in the same figure, the line driver efficiency variation as a function of temperature is plotted.

Fig. 17 also shows the jitter increase as a function of the chip temperature from 25 °C up to 160 °C. A jitter increase of 6.7% and 11.9% are measured at 125 °C and 160 °C, respectively.




FIGURE 17. Total jitter variation as a function of the temperature.

VII. STATE-OF-THE-ART REVIEW

In this section, the line drivers found in the literature and market are compared with the driver proposed in this paper. As a result, in order to extend the comparison, designs on different technology nodes are considered, such as 180 nm, 65 nm, and 28 nm. In addition, for an exhaustive comparison also line drivers not designed for space applications are included. A summary of the compared line driver is reported in Table 1.

In [31], a commercial 400 Mb/s transmitter SPLVDS031, certified for radiation hard applications, is tested up to 100 krad, showing that the full performance is satisfied up to 56 krad. Over that level, the transmitter can be still used,

but with some limitations. Another commercial transmitter with similar performance, the TF90LVDS031, is exposed to radiation in [32] showing a 12% performance degradation at 100 krad.

Compared to these two commercial solutions, the proposed line driver overperforms them with twenty-five times higher speed and four orders greater radiation hardness. Focusing the attention on research works, in [33] a 1 Gb/s quad-driver for LVDS communication is proposed. Each driver is based on three CMOS stages fabricated in 180 nm technology. The experimental tests show a radiation hardness of up to 300 krad. On the same technology node, in [34], a higher communication speed and radiation hardness are achieved, 1.2 Gb/s and 1.68 Mrad, respectively. Unfortunately, no area and power comparisons are possible for a lack of data. Instead, a comparison can be made with the 3.2 Gb/s driver reported in [35]. This driver, fabricated in the same 180 nm technology, is able to achieve a higher speed and radiation hardness than [33] and [34]. Indeed, the radiation tests with the chip exposure to X-ray show that the chip is able to operate up to 3.5 Mrad. On the other hand, the achievement of this result is paid for with greater power consumption.

Considering that the TID radiation hardness improves with the technology scaling, in [36] the simulation results of a driver in 65 nm are reported. The schematic simulations show a 2.56 Gb/s speed and an estimated radiation hardness of 500 Mrad.

The driver proposed in this work, which is realized with the same technology node, shows experimental evidence of a nearly four times faster link and twice the radiation hardness. However, this improvement is paid for with an increase in power consumption. Thanks to the use of flip-chip technology a speed of 12.5 Gb/s is achieved in 65 nm technology in [18]. It shows a reduced power thanks to the CMOS approach, a slightly wider area, but any data concerning the space environments, such as radiation and temperature are reported.

Concerning the technology scaling related to the line driver, [37] shows the design of a 1 Gb/s driver in 28 nm technology. It features a small area and power consumption but, since it is not designed for space applications, no radiation hardness data are reported.

In the same technology, increasing the area and power consumption, the line driver design in [38] is able to achieve 12.5 Gb/s. However, also in this case no radiation hardness data and temperature tests are reported.

A few drivers for optical communications capable of dealing with high radiation levels have been identified in the literature. Although optical communications support higher speed connections than electrical transmission lines, they require high voltage or high current to power electro-optic modulator devices.

Electro-optic drivers are designed to power small, non-terminated electro-optic modulators, such as vertical surface cavity lasers (VCSELs), Mach-Zehnder interferometers, and ring resonators, whose requirements differ from those of a 100 Ω differential transmission line. For these reasons, they are only briefly compared with the proposed driver.

A driver for VCSELs operating at up to 10 Gb/s is presented in [39]. It is designed to provide an output of up to 14 mA. However, its radiation hardness is limited to 100 Mrad. Higher radiation hardness of up to 600 Mrad was obtained in [40]. In which the VCSEL is supplied with 15 mA. Higher levels of radiation hardness can be achieved using ring resonators and Mach-Zehnder modulators [41]. These devices indeed have higher radiation hardness than VCSELs, but they are particularly sensitive to temperature variations, which makes their use prohibitive in high-temperature applications such as the one proposed in this paper [42]. In [21], 5 Gb/s current and voltage drivers are proposed for optical links. They are capable of supporting communications up to 800 Mrad, but no temperature data are given. A Mach Zehnder driver capable of supporting 10 Gb/s at 1 Grad is reported in [19]. It was designed in 65 nm technology with a power consumption of 114.8 mW, but no thermal measurements are reported.

VIII. CONCLUSION

In this paper, we presented the design and experimental characterization of a line driver able to operate up to 10 Gb/s in space environments. The great radiation level at which the new all-electric propulsion spacecraft are exposed during their raising poses challenges in the onboard electronics. Indeed, considering the significant impact that TID has on the performance of silicon devices, some RHBD techniques have been developed and applied to the design of the proposed driver. In particular, design methodologies such as the use of a scaled technology node, the adoption of long-channel transistors, the use of ELT devices, and the avoidance of p-type MOSFETs and thick oxide devices have all been adopted to improve the radiation tolerance of the line driver.

Considering the high-speed communication requirement, some broad-band circuit solutions have been implemented,

e.g., inductive peaking, CML buffer chaining, and proper layout placement and routing. The driver has been fabricated in a 1 mm \times 1 mm chip and experimentally tested to verify its electrical performance in standard and harsh conditions. In particular, the driver radiation and temperature hardness have been tested by exposing the device to X-rays and a localized hot air flux, respectively. The experimental measurements highlighted a line driver operating range up to 1 Grad(SiO₂) with an 18.3% output signal eye amplitude loss and a 5.53% jitter increase, emphasizing the effectiveness of the adopted RHBD techniques.

Concerning the behavior with temperature, the proposed driver exhibited an output signal amplitude loss of 15.9% and a jitter increase of 6.7% at 125 °C, which is a typical temperature space standard. However, the proposed device has been tested up to 160 °C showing a further slight performance degradation. An eye amplitude reduction of 24.3% and a jitter increase of 11.9% are measured at 160 °C.

Comparing the performance of the proposed driver with that of line drivers in the literature and market, it is possible to highlight that it overperforms all other solutions in terms of radiation hardness and speed. The only exception is the line driver designed in [38] that is able to sustain a 12.5 Gb/s communication link, but without adopting any specific design techniques to face radiation and temperature effects. On the other hand, the performance of the proposed driver comes at the expense of a wider area and larger power consumption over some of the line drivers reported in Table 1. These characteristics could be further investigated and optimized in future studies.

ACKNOWLEDGMENT

The authors would like to give a grateful thanks to the INFN advanced technology staff for providing a chip-to-board bonding solution. They also thank the RFLaboratory, Department of Information Engineering, University of Pisa for their helpful support.

REFERENCES

- [1] A. D. P. Hands, K. A. Ryden, N. P. Meredith, S. A. Glauert, and R. B. Horne, "Radiation effects on satellites during extreme space weather events," *Space Weather*, vol. 16, no. 9, pp. 1216–1226, Sep. 2018.
- [2] R. B. Horne and D. Pitchford, "Space weather concerns for all-electric propulsion satellites," *Space Weather*, vol. 13, no. 8, pp. 430–433, Aug. 2015.
- [3] M. M. Mojarradi, B. J. Blalock, E. Kolawa, and R. W. Johnson, "Design challenges and methodology for developing new integrated circuits for the robotics exploration of the solar system," in *Dig. Tech. Papers. Symp. VLSI Circuits*, Jun. 2005, pp. 154–155.
- [4] D. Contardo et al., "Technical proposal for the phase-II upgrade of the CMS detector," CERN, Geneva, Switzerland, Tech. Rep. CERN-LHCC-2015-010, 2015, doi: [10.17181/CERN.VU8LD59J](https://doi.org/10.17181/CERN.VU8LD59J).
- [5] M. Benedikt, "FCC-ee: The lepton Collider: Future circular Collider conceptual design report volume 2," *Eur. Phys. J. Spec. Top.*, vol. 228, pp. 261–623, Jun. 2019.
- [6] L. Xie and Wei, "Research on vehicle detection in high resolution satellite images," in *Proc. IEEE 4th Global Congr. Intell. Syst.*, Hong Kong, Dec. 2013, pp. 3–4.
- [7] A. Seyedi, S. Aunet, and P. G. Kjeldsberg, "Nwise and pwise: 10T radiation hardened SRAM cells for space applications with high reliability requirements," *IEEE Access*, vol. 10, pp. 30624–30642, 2022.

- [8] L. A. Aranda, F. Garcia-Herrero, L. Esteban, A. Sánchez-Macián, and J. A. Maestro, "Radiation hardened digital direct synthesizer with CORDIC for spaceborne applications," *IEEE Access*, vol. 8, pp. 83167–83176, 2020.
- [9] X. Liu, L. Cai, B. Liu, X. Yang, H. Cui, and C. Li, "Total ionizing dose hardening of 45 nm FD-SOI MOSFETs using body-tie biasing," *IEEE Access*, vol. 7, pp. 51276–51283, 2019.
- [10] J. Zhang, L. Fang, J. Chen, S. Hou, and X. Tong, "Single event transient study of pMOS transistors in 65 nm technology with and without a deep n+ well under particle striking," *IEEE Access*, vol. 7, pp. 149255–149261, 2019.
- [11] H. J. Barnaby, "Total-ionizing-dose effects in modern CMOS technologies," *IEEE Trans. Nucl. Sci.*, vol. 53, no. 6, pp. 3103–3121, Dec. 2006.
- [12] A. Holmes-Siedle and L. Adams, *Handbook of Radiation Effects*, 2nd ed. London, U.K.: Oxford Univ. Press, Jan. 2002, pp. 317–331.
- [13] N. S. Saks, "Radiation effects in MOS capacitors with very thin oxides at 80°K," *IEEE Trans. Nucl. Sci.*, vol. NS-31, no. 6, pp. 1249–1255, Dec. 1984.
- [14] T. R. Oldham and F. B. McLean, "Total ionizing dose effects in MOS oxides and devices," *IEEE Trans. Nucl. Sci.*, vol. 50, no. 3, pp. 483–499, Jun. 2003.
- [15] M. Menouni, M. Barbero, F. Bompard, S. Bonacini, D. Fougeron, R. Gaglione, A. Rozanov, P. Valerio, and A. Wang, "1-grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades," *J. Instrum.*, vol. 10, no. 5, May 2015, Art. no. C05009.
- [16] L. Ding, S. Gerardin, M. Bagatin, S. Mattiazzo, D. Bisello, and A. Paccagnella, "Drain current collapse in 65 nm pMOS transistors after exposure to Grad dose," *IEEE Trans. Nucl. Sci.*, vol. 62, no. 6, pp. 2899–2905, Dec. 2015.
- [17] G. Ciarpi, S. Saponara, G. Magazzù, and F. Palla, "Radiation hardness by design techniques for 1 Grad TID rad-hard systems in 65 nm standard CMOS technologies," in *Proc. Int. Conf. Appl. Electron. Pervading Ind., Environ., Soc. Cham, Switzerland: Springer*, 2018, pp. 269–276.
- [18] K. Fukuda, H. Yamashita, G. Ono, R. Nemoto, E. Suzuki, N. Masuda, T. Takemoto, F. Yuki, and T. Saito, "A 12.3-mW 12.5-Gb/s complete transceiver in 65-nm CMOS process," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2838–2849, Dec. 2010, doi: [10.1109/JSSC.2010.2075410](https://doi.org/10.1109/JSSC.2010.2075410).
- [19] P. I. Vaz, P. Girard, A. Virazel, and H. Aziza, "Improving TID radiation robustness of a CMOS OxRAM-based neuron circuit by using enclosed layout transistors," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 29, no. 6, pp. 1122–1131, Jun. 2021.
- [20] G. Ciarpi, S. Cammarata, D. Monda, S. Faralli, P. Velha, G. Magazzù, F. Palla, and S. Saponara, "Design and characterization of 10 Gb/s and 1 Grad TID-tolerant optical modulator driver," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 8, pp. 3177–3189, Aug. 2022.
- [21] G. S. Cardoso and T. R. Balen, "Performance evaluation of radiation hardened analog circuits based on enclosed layout geometry," in *Proc. 17th Latin-Amer. Test Symp. (LATS)*, Apr. 2016, pp. 123–128.
- [22] G. Ciarpi, G. Magazzù, F. Palla, and S. Saponara, "Design, implementation, and experimental verification of 5 gbps, 800 mrad TID and SEU-tolerant optical modulators drivers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 3, pp. 829–838, Mar. 2020.
- [23] W. Cao, Y. Zhao, L. Wang, T. Li, C. Sui, C. Yu, and R. Han, "Laser simulation of transient ionizing radiation effects in the double-power integrated circuit," in *Proc. IEEE 3rd Int. Conf. Electron. Technol. (ICET)*, May 2020, pp. 118–122.
- [24] R. Shrivastava and K. Sarawadekar, "Multi-voltage GPIO design and its physical implementation," in *Proc. 4th Int. Conf. Conver. Technol. (I2CT)*, Oct. 2018, pp. 1–4.
- [25] G. Ciarpi and S. Saponara, "Inductorless DC/DC converter for aerospace applications with insulation features," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 67, no. 9, pp. 1659–1663, Sep. 2020.
- [26] S. S. Mohan, M. D. M. Hershenson, S. P. Boyd, and T. H. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors," *IEEE J. Solid-State Circuits*, vol. 35, no. 3, pp. 346–355, Mar. 2000.
- [27] J. Kim, J.-K. Kim, B.-J. Lee, and D.-K. Jeong, "Design optimization of on-chip inductive peaking structures for 0.13- μ m CMOS 40-Gb/s transmitter circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 12, pp. 2544–2555, Dec. 2009.
- [28] Y. Chen, P.-I. Mak, H. Yu, C. C. Boon, and R. P. Martins, "An area-efficient and tunable bandwidth-extension technique for a wideband CMOS amplifier handling 50+ Gb/s signaling," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 12, pp. 4960–4975, Dec. 2017, doi: [10.1109/TMTT.2017.2720600](https://doi.org/10.1109/TMTT.2017.2720600).
- [29] S. Saponara and G. Ciarpi, "Electrical, electromagnetic, and thermal measurements of 2-D and 3-D integrated DC/DC converters," *IEEE Trans. Instrum. Meas.*, vol. 67, no. 5, pp. 1078–1090, May 2018.
- [30] D. Felici, S. Bonacini, and M. Ottavi, "Characterization of low power radiation-hard Reed–Solomon code protected serializers in 65-nm for HEP experiments electronics," in *Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst. (DFTS)*, Oct. 2015, pp. 187–190.
- [31] Y. Tcherniavskaya, V. Burkhay, A. Rocke, V. Shunkov, and F. Gerfers, "TID test results of LVDS driver and receiver ICs with extended common mode capability," in *Proc. 19th Eur. Conf. Radiat. Effects Compon. Syst. (RADECS)*, Sep. 2019, pp. 1–4.
- [32] V. Burkhay, G. Ilicali, and A. Rocke, "Radiation test of TFSMART2 technology using extended common mode LVDS and DC–DC converter components," in *Proc. 4th Int. Workshop Analogue Mixed Signal Integr. Circuits Space Appl.*, Aug. 2012, pp. 1–8.
- [33] M. Malik, A. Kumar, and H. S. Jatana, "Design & development of high speed LVDS receiver with cold-spare feature in SCL's 0.18 μ m CMOS process," in *Proc. Int. Symp. VLSI Design Test. Singapore: Springer*, 2017, pp. 667–678.
- [34] G. Mazza, G. A. Rinella, F. Benotto, Y. C. Morales, T. Kugathasan, A. Lattuca, M. Lupi, and I. Ravasenga, "A 1.2 Gb/s data transmission unit in CMOS 0.18 μ m technology for the Alice inner tracking system front-end ASIC," *J. Instrum.*, vol. 12, no. 2, Feb. 2017, Art. no. C02009.
- [35] Q. Sun, "A 3.2-Gb/s serial link transmitter in 0.18 μ m CMOS technology for CMOS monolithic active pixel sensors application," *Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip.* vol. 924, pp. 170–174, Apr. 2019.
- [36] B. Faes, "A 2.56 Gbps radiation hardened LVDS/SLVS receiver in 65 nm CMOS," in *Proc. AMICSA*, 2016, pp. 1–5.
- [37] G. Traversi, F. De Canio, V. Liberali, and A. Stabile, "Characterization of an LVDS link in 28 nm CMOS for multi-purpose pattern recognition," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2018, pp. 1–4.
- [38] F. Celik, A. Akkaya, A. Tajalli, A. Burg, and Y. Leblebici, "JESD204B compliant 12.5 Gb/s LVDS and SST transmitters in 28 nm FD-SOI CMOS," in *Proc. 15th Conf. Ph.D Res. Microelectron. Electron. (PRIME)*, Jul. 2019, pp. 101–104.
- [39] G. Mazza, F. Tavernier, P. Moreira, D. Calvo, P. De Remigis, L. Olantera, C. Soos, J. Troska, and K. Wyllie, "High-speed, radiation-tolerant laser drivers in 0.13 μ m CMOS technology for HEP applications," *IEEE Trans. Nucl. Sci.*, vol. 61, no. 6, pp. 3653–3659, Dec. 2014.
- [40] X. Huang, D. Gong, D. Guo, S. Hou, G. Huang, S. Kulis, C. Liu, T. Liu, P. Moreira, A. S. Rodríguez, H. Sun, Q. Sun, J. Troska, L. Xiao, L. Zhang, W. Zhang, and J. Ye, "A novel quad-channel 10 gbps CMOS VCSEL array driver with integrated charge pumps," *J. Instrum.*, vol. 15, no. 12, Dec. 2020, Art. no. T12004.
- [41] M. L. Chu, S. Hou, T. Huffman, C. Issever, S. C. Lee, R. S. Lu, D. S. Su, P. K. Teng, and A. R. Weidberg, "Radiation hardness studies of VCSELs and PINs for the opto-links of the atlas Semiconductor tracker," *Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip.*, vol. 579, no. 2, pp. 795–800, Sep. 2007.
- [42] P. Heimala, P. Katila, J. Aarnio, and A. Heinamaki, "Thermally tunable integrated optical ring resonator with poly-Si thermistor," *J. Lightw. Technol.*, vol. 14, no. 10, pp. 2260–2267, Oct. 1996, doi: [10.1109/50.541217](https://doi.org/10.1109/50.541217).



GABRIELE CIARPI (Member, IEEE) received the master's and Ph.D. degrees (cum laude) in electronic engineering from the University of Pisa, Italy, in 2016 and 2020, respectively. He collaborates with research and development laboratories of international companies, such as Valeo, AMS, and research institutions, such as CERN and INFN. From 2020 to 2021, he was a Research Engineer with the National Institute of Nuclear Physics, Pisa, where he designed devices for high-speed radiation-tolerant links. He is currently a Researcher with the Department of Information Engineering, University of Pisa. His main research is focused on the design of high-speed links for applications in high-performance computing and high-energy physics. His research interests include the development of devices and architecture for micro-thermoelectric generators, the design of devices for RF energy harvesting and wireless power transfer, and the design of integrated dc/dc converters for harsh environments.



MARCO MESTICE received the B.Sc. and M.Sc. degrees in electronic engineering from the University of Pisa, Italy, in 2017 and 2020, respectively, where he is currently pursuing the Ph.D. degree with the Department of Information Engineering. From June 2020 to October 2020, he was a Pre-Doctoral Researcher with the Department of Information Engineering, University of Pisa. Since 2019, he has been associated with the National Institute of Nuclear Physics, Pisa Section. His main research interests include high-speed integrated circuits for communication applications in harsh environments and high-performance computing applications.



FABRIZIO PALLA received the master's degree in physics from the University of Pisa, in 1989, and the Ph.D. degree in physics from Scuola Normale Superiore, Pisa, in 1994. He has been the Research Director of the National Institute of Nuclear Physics (INFN), Pisa, since 2013, where he coordinates the research and development of radiation-tolerant high-speed links based on silicon photonics and optical wireless and is local-responsible for the 65 nm readout chip of the CERN RD53 project. Since 1999, he has coordinated several research groups in the high-energy physics experiments ALEPH with LEP and CMS with the LHC, CERN. In the past 20 years, his technological research activity has been mainly devoted to the development of silicon detectors and photonic links, as well as ATCA format boards. Recently, he started the application of several sensors for food and agriculture. He is the author of more than 1300 articles with an H-index of 119. In 2013, he received the High Energy and Particle Physics European Physical Society Prize (to ATLAS and CMS collaborations) for the discovery of a Higgs boson.



DANIELE ROSSI (Senior Member, IEEE) received the M.Sc. degree in electronic engineering and the Ph.D. degree in electronics and computer engineering from the University of Bologna, Bologna, Italy, in 2001 and 2005, respectively. He is currently an Associate Professor of electronics with the Department of Information Engineering, University of Pisa, Italy. His research interests include the robust design for soft error and aging resiliency, energy-efficient and reliable electronic design, and hardware security. He served as a TPC member for several international conferences in the field of reliable electronic design.



SERGIO SAPONARA (Senior Member, IEEE) received the master's (cum laude) and Ph.D. degrees in electronic engineering from the University of Pisa. In 2012, he was a Marie Curie Research Fellow with IMEC, Belgium. He is currently a Full Professor of electronics with the University of Pisa. He is also the Director of the I-CAS Laboratory, Summer School Enabling Technologies for IoT. He is the leader of many funded projects by the EU and companies. He coauthored more than 300 scientific publications and 18 patents. He is a Founding Member of the IoT CASS SiG. He has been a TPC member of over 100 international IEEE and SPIE conferences. He is an associate editor of several IEEE and Springer journals. He is an associate editor of several IEEE and IET journals. He was an IEEE Distinguished Lecturer and the Co-Founder of the Special Interest Group on the IoT of the IEEE CAS Society and the IEEE SP Society.

...