

## RESEARCH ARTICLE

# Compact Analog Chaotic Map Designs Using SOI Four-Gate Transistors

MAISHA SADIA<sup>1</sup>, (Graduate Student Member, IEEE),  
PARTHA SARATHI PAUL<sup>1</sup>, (Graduate Student Member, IEEE),  
AND MD. SAKIB HASAN<sup>1</sup>, (Member, IEEE)

Department of Electrical and Computer Engineering, The University of Mississippi, Oxford, MS 38677, USA

Corresponding author: Maisha Sadia (msadia@go.olemiss.edu)

**ABSTRACT** This work introduces three novel chaotic map circuits. Two of the map circuits use two  $p$ -channel and one  $n$ -channel silicon-on-insulator (SOI) four-gate transistor ( $G^4$ FET) while the third design uses two  $n$ -channel and one  $p$ -channel  $G^4$ FET. The multi-gate structure of  $G^4$ FET is leveraged to obtain four independent bifurcation parameters in the chaotic map with a simple three-transistor design. A chaotic oscillator design is proposed using this discrete-time chaotic map circuit, and the chaotic behavior is evaluated using bifurcation plot, Lyapunov exponent (LE), Correlation coefficient, Shannon entropy, and Stability analysis. The application of this multi-parameter chaotic oscillator is presented in a chaos-based reconfigurable logic gate, and the significant expansion of parameter design space compared to existing single-gate transistor-based maps is also demonstrated. Finally, a simple extension scheme for developing multi-dimensional robust chaotic map with even larger parameter space is presented and verified with specific instances of 2-D and 3-D maps.

**INDEX TERMS** Chaos, chaotic oscillator, discrete chaotic map,  $G^4$ FET, hardware security, nonlinear dynamics, SOI.

## I. INTRODUCTION

In 1965, Intel's co-founder, Gordon E. Moore, made an observation that set the benchmark for the semiconductor industry. His observation soon became widely known as Moore's law, which states that the number of transistors on a computer chip doubles every two years, resulting in an exponential increase in functionality, and the advancement in the semiconductor industry has been dictated by the urge to keep up with this law ever since. But Moore's Law has been slowing down for a while as the scaling of transistors has become more difficult in recent years. This has forced the researchers to find alternative ways to integrate more functionality in a given area [1] i.e. to attain better performance without increasing the number of transistors. One way to do this is by increasing the number of computations a device can perform. One viable candidate can be a chaos-based reconfigurable logic circuit, but they mainly

have one control parameter per circuit [2]. This is a limiting factor since we know an important performance metric of the chaotic logic circuit for security applications is the design space or functionality space, which is strongly dependent on the number of available control parameters [3].

A way of solving the problem can be to use a multi-gate device such as  $G^4$ FET [4].  $G^4$ FET is a prime candidate for such applications as it can provide four independent gates to control carrier transport through a conduction channel. The main difference between a conventional MOS (Metal Oxide Semiconductor) structure and an SOI structure is the buried oxide which isolates the body from the substrate [5]. It combines both MOS field-effect and junction field-effect for conduction control within a single transistor body [6]. It retains usual SOI advantages, which give it an edge over bulk CMOS design [7]. It has low parasitic capacitance due to the oxide layer isolation, so the delay and dynamic power consumption of the device are lower compared to bulk CMOS [8]. It is also immune to latch-up and has a reduced short-channel effect [9], [10]. In addition to the benefits

The associate editor coordinating the review of this manuscript and approving it for publication was Ludovico Minati<sup>1</sup>.




FIGURE 1. p-channel G<sup>4</sup>FET structure and its equivalence to an n-channel SOI MOSFET with two body contacts.

mentioned, the SOI process also offers higher radiation tolerance, and the leakage currents are smaller due to the better sub-threshold characteristics of the devices [7]. The device is also more suitable for low-power applications as the threshold voltage is less dependent on the back gate bias compared to bulk CMOS due to the oxide layer [11], [12]. Utilizing the four gates separately or in combination can be useful for analog, RF, mixed-signal, and Digital applications [13]. Also, the use of multiple independent gates of G<sup>4</sup>FET reduces transistor count as compared to standard CMOS implementation [14].

One-dimensional (1D) chaotic systems are known for their simplicity, making them relatively easier to implement. However, recent research publications in the field of chaos-based hardware security have put forth the idea of utilizing higher-dimensional maps such as two-dimensional [15] or three-dimensional chaotic systems [16]. The reasoning behind the introduction of these high-dimensional maps is to guarantee security against modern signal estimation techniques [17], [18], [19]. By transitioning to higher-dimensional chaotic maps, researchers aim to address the limitations associated with 1D systems and achieve improved levels of security.

In this paper, we are proposing three discrete-time chaotic map circuits using G<sup>4</sup>FET that provide four independent control parameters while using only three transistors in the design. We also present a chaotic oscillator design based on these chaotic maps and analyze its performance with respect to four control parameters. Then we demonstrate its application in designing a reconfigurable and flexible logic gate and highlight the extension of parameter design space. It should be noted that though we have chosen G<sup>4</sup>FET in this work, the design methodology outlined in this work is general and can be used with any multi-gate transistor. In addition, we are also introducing a simple extension scheme that enables the development of multi-dimensional robust chaotic maps with an extended parameter space. This scheme provides researchers with more flexibility and

MOSFET	G <sup>4</sup> FET
PMOS	↔ N-Channel
NMOS	↔ P-Channel
Width	↔ Length
Length	↔ Width

FIGURE 2. Transformation parameters from MOSFET layout to G<sup>4</sup>FET.

TABLE 1. Transistor sizing for all three Topologies.

Topology	$\frac{W_1 (\mu m)}{L_1 (\mu m)}$	$\frac{W_2 (\mu m)}{L_2 (\mu m)}$	$\frac{W_3 (\mu m)}{L_3 (\mu m)}$
I	6.3/0.7	40.6/0.7	2.8/0.7
II	7/0.7	18.9/0.7	0.7/0.7
III	18.2/0.7	0.7/0.7	10.5/0.7

control over the systems' behavior and improved security levels.

The remainder of the paper is organized as follows: Section II describes the device structure of the G<sup>4</sup>FET, followed by the proposed chaotic oscillator design. The chaotic performance of the oscillator is analyzed in section III using bifurcation plots, Lyapunov exponent, Correlation coefficient, Shannon entropy, and stability analysis. This is followed by the proposed reconfigurable logic generator application in section IV. Section V presents the extension scheme for multi-dimensional chaotic maps with large parameter space. Finally, the conclusion is drawn in section VI.

## II. DEVICE STRUCTURE

A standard partially or fully depleted silicon-on-insulator (SOI) process can be used to manufacture the multi-gate device known as G<sup>4</sup>FET without any additional fabrication procedures [4], [20]. An n-channel MOSFET is converted to a p-channel G<sup>4</sup>FET using two independent body contacts on each side of the channel. The source-drain of the n-channel MOSFET acts as the two junction gates of the G<sup>4</sup>FET, while the body contacts act as the source and drain of the

four-gate transistor. The channel conduction can be modulated via four independent gates, rendering it a suitable candidate for designing novel circuits that can perform more functions with fewer transistors [21], [22], [23]. The four independent gates of G<sup>4</sup>FET are the two lateral junction gates (JG1 and JG2) and the two vertical oxide gates. The two vertical oxide gates consist of the polysilicon top gate and the bottom gate, which is made up of the substrate and the buried oxide. The threshold voltages of the top and bottom gates are influenced by the junction gate voltage.

The structure of a p-channel G<sup>4</sup>FET is illustrated in Figure. 1. The drain current comprising of the majority carriers flow in the direction perpendicular to that of the n-channel SOI MOSFET. The junction gates are reversed biased and can be used to control the channel width as they have similar functions to a JFET, whereas the vertical oxide gates behave like a traditional MOSFET gate [22]. Figure. 2 summarizes the transformation parameters from the MOSFET layout to the G<sup>4</sup>FET device.

The G<sup>4</sup>FET is a scalable device. A narrower G<sup>4</sup>FET channel can be achieved through a shorter MOSFET length where the action of the lateral gates is further increased. The channel length of the G<sup>4</sup>FET is also scalable as the channel width of the regular SOI MOSFETS. The G<sup>4</sup>FET length can also be reduced below 0.5 μm if needed [24]. The vertical gates in G<sup>4</sup>FET are used to create depletion, accumulation, or inversion of free carriers in silicon epi-layer near the top and bottom gates. The electrical characteristic of G<sup>4</sup>FET is derived from the relationship among these different gates [20]. The top-gate threshold voltage is denoted as V<sub>TH</sub>, while the V<sub>BG</sub><sup>acc</sup> and V<sub>BG</sub><sup>inv</sup> are the bottom gate voltages causing the onset of accumulation and inversion, respectively. A summary of the mathematical model of the threshold modulation is given below [20]. A few of the terms used in the model:

Junction-gate capacitance, C<sub>JG</sub> = ε<sub>Si</sub>/W

Top oxide capacitance, C<sub>ox1</sub> = ε<sub>ox</sub>/t<sub>ox1</sub>

Bottom oxide capacitance, C<sub>ox2</sub> = ε<sub>ox</sub>/t<sub>ox2</sub>

Three geometry-dependent constants, α, β and γ, are defined as follows:

$$\alpha = \frac{2\sqrt{2}}{\tanh(\frac{2\sqrt{2}t_{si}}{W})}, \beta = \frac{\gamma C_{JG}/C_{ox1}}{1 + \alpha C_{JG}/C_{ox2}}, \gamma = \frac{2\sqrt{2}}{\sinh(\frac{2\sqrt{2}t_{si}}{W})}$$

The other terms, φ<sub>F</sub>, φ<sub>b</sub> and V<sub>P</sub> are defined below as,

$$\varphi_F = -V_T \ln\left(\frac{N_d}{n_i}\right), \varphi_b = \frac{E_g}{2} + V_T \ln\left(\frac{N_d}{n_i}\right), V_P = \varphi_b - \frac{qN_d W^2}{8\epsilon_{si}}$$

where, t<sub>si</sub> is the silicon film thickness, V<sub>T</sub> is the thermal voltage, W is the width of the transistor, t<sub>ox1</sub> is the top oxide thickness, t<sub>ox2</sub> is the buried oxide thickness, E<sub>g</sub> is the silicon energy bandgap, N<sub>d</sub> is the donor concentration in the body, n<sub>i</sub> is the intrinsic carrier concentration, ε<sub>si</sub> is the permittivity of silicon, and ε<sub>ox</sub> is the permittivity of silicon oxide.

The onset voltage of inversion and accumulation for the bottom-gates, V<sub>BG</sub><sup>inv</sup> and V<sub>BG</sub><sup>acc</sup>, are shown below,

$$V_{BG}^{inv} = V_{FB2} + (1 + \alpha \frac{C_{JG}}{C_{ox2}})2\varphi_F - (\gamma - \alpha) \frac{C_{JG}}{C_{ox2}}(V_P) + (1 + \gamma \frac{C_{JG}}{C_{ox2}})V_{JG} \quad (1)$$

$$V_{BG}^{acc} = V_{FB2} + (\gamma - \alpha) \frac{C_{JG}}{C_{ox2}}(V_{JG} - V_P) \quad (2)$$

The bottom-gate may be inverted, depleted, or accumulated. When it is in inversion i.e. V<sub>BG</sub> < V<sub>BG</sub><sup>inv</sup>,

$$V_{TH} = V_{FB1} - \gamma(\frac{C_{JG}}{C_{ox1}})(2\varphi_F + V_P) - \alpha(\frac{C_{JG}}{C_{ox1}})(V_{JG} - V_P) \quad (3)$$

When the bottom-gate is depleted i.e. V<sub>BG</sub><sup>inv</sup> < V<sub>BG</sub> < V<sub>BG</sub><sup>acc</sup>,

$$V_{TH} = V_{FB1} - \beta(V_{BG} - V_{FB2}) + (\gamma - \alpha)(\frac{C_{JG}}{C_{ox1}}) + \beta(\frac{C_{JG}}{C_{ox1}})(V_{JG} - V_P) \quad (4)$$

When the bottom-gate is in accumulation i.e. V<sub>BG</sub> > V<sub>BG</sub><sup>acc</sup>,

$$V_{TH} = V_{FB1} + (\gamma - \alpha)(\frac{C_{JG}}{C_{ox1}})(V_{JG} - V_P) \quad (5)$$

Here, the flat band voltages of the top gate and the bottom gates are represented by V<sub>FB1</sub> and V<sub>FB2</sub>, respectively. Based on the above relationships among different gates, a G<sup>4</sup>FET macromodel is developed in [22]. All of our circuit results are generated in the Cadence Spectre simulator using this model.

### A. CHAOTIC MAP

Figure. 3 shows three different proposed topologies that can be used as chaotic maps. Table 1 gives the aspect ratios (W/L) of the constituent p-channel and n-channel G<sup>4</sup>FET transistors in each topology. Both topologies-I and II consist of three SOI four-gate transistors, two of which are p-channel G<sup>4</sup>FETs while the third one is a n-channel G<sup>4</sup>FET. Topology-III on the other hand constitutes of two n-channel G<sup>4</sup>FETs and one p-channel G<sup>4</sup>FET. For all three G<sup>4</sup>FETs in each topology, the bottom gates are grounded, and both junction gates are shorted. Figure.5 - Figure.7 shows the four transfer curves for each of the three topologies corresponding to the four control parameters. Transistor sizing has been carefully chosen to get an approximate inverted V-shaped curve from *Topology – I* and *Topology – II* and an approximate V-shaped transfer curve from *Topology – III* as we know from Feigenbaum's research [25] that any differentiable uni-modal characteristic has the potential to generate chaos. It can be seen from the figures. 5(b), 6(b), and 7(a) that there is minimal change in the transfer curve, this is because the junction gates cannot modulate the channel effectively because of the larger width of the corresponding p-channel or n-channel G<sup>4</sup>FET.




FIGURE 3. G<sup>4</sup>FET-based chaotic maps (GCM).

### B. CHAOTIC OSCILLATOR

Our proposed chaotic oscillator is designed by connecting two G<sup>4</sup>FET-based chaotic maps or GCM back to back in a feedback loop as seen in Figure. 4.  $V_{top}$ ,  $V_{j1}$ ,  $V_{j2}$ ,  $V_{j3}$  are the four control parameters of the chaotic maps. The initial state,  $x_0$ , is applied to the oscillator by  $Clock_0$ . At every iteration, an input voltage,  $x_n$ , passes through GCM-I in the forward path and generates the output,  $x_{n+1}$ . To reduce the hardware cost, the use of capacitors for the sample and hold operation was forgone. Instead, the two non-overlapping clocks  $Clock_1$  and  $Clock_2$  help in the sample operation and dictates the oscillator operation. The gate capacitance of GCM-II, on the other hand, helps in the hold operation. The output,  $x_{n+2}$ , from the feedback path is then fed back to GCM-I as the input for the next iteration. During every clock cycle, we sample two outputs,  $x_{n+1}$  and  $x_{n+2}$ . GCM-I and




FIGURE 4. GCM-based chaotic oscillator.




FIGURE 5. Transfer curve of Topology-I.




FIGURE 6. Transfer curve of Topology-II.

GCM-II can correspond to any of the topologies discussed in this paper.

### III. PERFORMANCE ANALYSIS

The chaotic behavior of our proposed maps is examined in three ways: i) visual illustration using bifurcation plots, ii) chaotic entropy assessment using three established entropy measures: Lyapunov exponent (LE), Correlation Coefficient, and Shannon Entropy, iii) evaluation utilizing the stability analysis of fixed points.

#### A. BIFURCATION PLOT

We utilized bifurcation plots to visually demonstrate the chaotic behavior exhibited by our proposed maps. These types of plots are employed to visually demonstrated the transformation of a system with the change of the control parameter, from periodic region to period-doubling or bifurcation to eventually regions of chaos. In Figure.8- Figure.10,




FIGURE 7. Transfer curve of Topology-III.




FIGURE 9. Bifurcation of Topology-II.




FIGURE 8. Bifurcation of Topology-I.




FIGURE 10. Bifurcation for Topology-III.

we present the bifurcation plots for all three topologies. Starting with Figure. 8, it shows the bifurcation plots of Topology-I, showcasing four independent bifurcation parameters as illustrated in Figure. 3 (a):  $V_{jp1}$ ,  $V_{jp2}$ ,  $V_{jn}$ , and  $V_{top}$ . Each of these parameters is represented in Figure. 8 (a)-(d) to illustrate the effect of changing one parameter while keeping the other three values fixed. This process is repeated for all three topologies, encompassing their respective control parameters.

For Figure. 9, the four independent parameters are  $V_{jp1}$ ,  $V_{jp2}$ ,  $V_{jn}$  and  $V_{top}$  as it has two  $p$ -channel and one  $n$ -channel  $G^4$ FET similar to Topology-I, while Figure. 10 illustrates the bifurcation plots for Topology-III that have parameters:  $V_{jn1}$ ,  $V_{jn2}$ ,  $V_{jp}$  and  $V_{top}$  as it has one  $p$ -channel and two  $n$ -channel  $G^4$ FET.

To generate these plots, a discrete-time sequence was recorded from the chaotic oscillator for 15000 iterations. The first 1000 were discarded to get the steady-state values. The remaining 14000 steady-state analog values are plotted for each of the four control/bifurcation parameters separately. The darker regions correspond to the chaotic behavior of the circuit with respect to the control parameter values. In the remaining portion of the plots, all values in the steady-state sequence either remain fixed to a single value (i.e. fixed point) or fluctuate periodically within some distinct levels (i.e. periodic orbit).




FIGURE 11. LE of Topology-I.

### B. LYAPUNOV EXPONENT

In a chaotic sequence, any two infinitesimally close trajectories, starting from two slightly different initial conditions, can diverge exponentially fast. This sensitive dependence on the initial condition can be quantified using the entropy metric called Lyapunov exponent (LE) [26]. Fixed points and periodic orbits are indicated by negative values, while the positive LE values represent the chaotic attractor. A larger positive value of LE also indicates a faster divergence of




FIGURE 12. LE of Topology-II.




FIGURE 13. LE for Topology-III.

output trajectory.

$$\lambda = \lim_{n \rightarrow \infty} \frac{1}{n} \sum_{i=0}^{n-1} \ln|f'(x_i)| \quad (6)$$

where, LE is denoted by  $\lambda$ , and  $f'(x_i)$  indicates the first derivative of the  $i$ 'th iteration of oscillator output and  $n$  is the iteration number. The higher the LE value, the more unpredictable the chaotic system is. If a nonlinear circuit is not sensitive to initial conditions, then the LE value is either zero or negative. Figure.11- Figure.13 show the corresponding LE values of each of the three topologies where for each plot, one bifurcation parameter is varied while the other three are set to a fixed value. It can be seen from the plots that the positive LE values are consistent with the dark-red region of their corresponding bifurcation plot, confirming the presence of chaos. Regions of fixed points (i.e. period of 1) and periodic orbits with 2 or more periods are characterized by negative values of LE.

### C. CORRELATION COEFFICIENT

The Correlation coefficient (CC) is another widely known entropy metric used to measure the sensitivity dependence on the initial condition as well as control parameters Pearson's equation [27] to determine the correlation between two data




FIGURE 14. CC of Topology-I.




FIGURE 15. CC of Topology-II.

sequences, namely X and Y, is defined as follows,

$$CC = \frac{E[(X - \mu_X)(Y - \mu_Y)]}{\sigma_X \sigma_Y} \quad (7)$$

where the expectation operator is denoted by  $E[.]$ . The mean value and standard deviation are represented by  $\mu$  and  $\sigma$ , respectively. CC value close to 0 indicates extremely low or minimal correlation, whereas highly correlated data sequences give a CC value close to  $+1/-1$ .

Two sets of sequences were generated with two very close (1 nV apart) initial states, and everything else is kept the same. The initial state dependency is then calculated using (7) and plotted in Figure.14 - Figure.16 by varying the control parameter value (1 nV variation) while keeping everything else the same it can be seen that, in the chaotic region, even that slight initial state variation results in two almost uncorrelated sequences (CC is close to 0) which indicates strong chaotic property. However, in the periodic regions (non-chaotic regions), tiny difference in initial conditions eventually diminishes in steady-state output values, and that results in a correlation coefficient of 1.

### D. SHANNON ENTROPY

The Shannon Entropy (SE) is a popular metric utilized to measure the entropy of a random number. If we divide the signal range of X into n equal bins, SE (denoted by H) can be




FIGURE 16. CC for Topology-III.




FIGURE 18. SE for Topology-II.




FIGURE 17. SE for Topology-I.




FIGURE 19. SE for Topology-III.

written as shown in (8) [28].

$$H(X) = - \sum_{i=1}^n Pr(x_i) \log_2 Pr(x_i) \quad (8)$$

Here,  $Pr(x_i)$  is the probability of signal value residing in the  $i^{th}$  bin. We set  $n$  to 1024 ( $n = 2^{10} = 1024$ ) and collected 10,000 data points for each  $V_c$ . Then Eq. (8) was used to calculate the SE for each control parameter. The theoretical maximum value is  $\log_2 n = \log_2 1024 = 10$ , which occurs when the distribution is perfectly uniform. The value of SE increases with an increase in the amount of ergodicity involved in the data sequence. The corresponding SE results for each of the bifurcation parameters of all three topologies are shown in Figure.17- Figure.19. Higher SE values corresponding to chaotic regions can be noted in the figures, whereas values close to 0 mark the non-chaotic region.

### E. STABILITY ANALYSIS

In addition to utilizing bifurcation plots and traditional chaotic entropy measurements such as the Lyapunov Exponent, Correlation Coefficient, and Shannon Entropy, another approach to examine the chaotic behavior of a non-linear circuit is by analyzing the stability. Fixed points refer to those points where the next state ( $X_{n+1}$ ) of the map circuit is equal to the present state ( $X_n$ ). In Figure. 20, the fixed points are

represented by the intersection points of each transfer curve with the red dashed lines. The stability of a fixed point can be determined by examining the slope of the intersection between the transfer curve and the line  $X_n = X_{n+1}$ . If the slope is greater than 1, then the fixed point is considered unstable [26], [29].

Figure. 21 illustrates the bifurcation plot of Topology-I (varying  $V_{top}$ ) with its corresponding slope of the transfer curve. In this plot, we can observe the presence of fixed points within specific ranges of control voltage ( $V_c$ ) values. For instance, there are fixed points between 0 V and  $V_c = 0.5$  V, a period of 2 between  $V_c = 0.5$  V and  $V_c = 1.39$  V, and another period of 2 between  $V_c = 2.86$  V and  $V_c = 3.3$  V, and so on. The bifurcation plot provides insight into the existence of fixed points for different values of  $V_c$ . It is important to note that the iterated sequence value ( $X_n$ ) does not remain fixed at a single point for the entire  $V_c$  range, despite the intersections shown in Figure. 20(a). This occurs because not all fixed points are stable. Only the fixed points that are stable are visible as a fixed level in the bifurcation plot.

In the bottom plot of Figure. 21, we can observe the slopes of the transfer curves at the intersection point. The plot indicates that the slope is less than 1 (which is the condition for a stable fixed point) for values of  $V_c$  between 0 V and 0.5 V. This range precisely corresponds to the region of fixed points in the bifurcation plot.




FIGURE 20. Transfer Characteristics of Topology-I varying  $V_{top}$ .




FIGURE 21. Bifurcation (top) and slope (bottom) of the transfer curves at the intersection between the transfer curves and  $X_n = X_{n+1}$  - line of the chaotic map.

Figure. 22 depicts the bifurcation plot along with the calculated slopes at the intersection points in the case of cascaded maps. This is achieved by cascading the same two maps in series where one map’s output goes into the second map’s input. A comparison between the bifurcation plots of Figure. 21 and Figure. 22 shows that when cascading two maps, the even-numbered periods observed in the single case are halved. For instance, the regions that correspond to a period of 2 in the single case are now represented as fixed points in the cascaded bifurcation plot.

Therefore, to determine the positions of regions with a period of 2 in the original single map, we can examine the intersection between the transfer curve of the cascaded map (shown in Figure. 20(b) ) and the line  $X_n = X_{n+1}$ . The slope at these intersections is illustrated in the bottom plot of Figure. 22. By analyzing the plot, regions with a period greater than 2 can be identified, as they correspond




FIGURE 22. Bifurcation (top) of the cascade configuration and slope (bottom) of the cascade transfer curves at the intersection between the cascaded transfer curves and  $X_n = X_{n+1}$  - line of the chaotic map.

to slopes greater than 1. Similar trends are also observed in the Figures.25 (d) and (h).


Figure. 23 to Figure. 25 demonstrates the slope profiles at the intersections between the transfer curves and  $X_n = X_{n+1}$  -line for each of the three proposed topologies, along with their corresponding bifurcation plots. The slope profiles indicate that the slopes are greater than 1 for the entire range of the control voltage  $V_c$  (except for cases with Varying  $V_{top}$ ), suggesting the absence of fixed regions or periods of 2 in the bifurcation plots, which is further confirmed by their corresponding bifurcation plots.

#### IV. APPLICATION: RECONFIGURABLE LOGIC GATE


Based on our proposed chaotic oscillator, we are demonstrating the operation of a 2-input reconfigurable logic gate. Figure. 26 shows the schematic of the chaos-based logic generator scheme. To enhance the design space, we employ a 3-bit padding sequence,  $P_s [P_2 P_1 P_0]$ , which is concatenated with the 2-bit data bus,  $[I_A I_B]$ , resulting in a 5-bit input. It is important to note that this approach can be adapted for any desired number of inputs. This digital signal is then converted to analog by a digital-to-analog converter (DAC) and used as seed value ( $x_0$ ) for the chaotic oscillator. The analog domain from 0 V to 1 V is quantized into 32 (i.e.  $2^5$ ) voltage levels. The control voltage that acts as the bifurcation parameter determines whether the generated sequence will exhibit chaotic behavior. The oscillator’s output is then compared against a reference voltage,  $V_{ref}$ , to get the digital 1/0 output. Any analog voltage that is greater than  $V_{ref}$  is equal to a binary value of 1, otherwise, it is assigned a binary value of 0. The digital conversion is done using the following equation:

$$Output_n = \begin{cases} 1, & \text{if } x_n > V_{ref} \\ 0, & \text{otherwise.} \end{cases} \quad (9)$$

The number of possible functions for an n-input logic gate is  $2^{2^n}$ . Thus, there are a total of 16 possible functions




**FIGURE 23.** Slopes of Topology-I transfer curves at the intersections between the transfer curves and  $X_n = X_{n+1}$  - line: (a-d) Single map; (e-h) Cascade of two maps; (i-l) Corresponding bifurcation plots of the single maps.




**FIGURE 24.** Slopes of Topology-II transfer curves at the intersections between the transfer curves and  $X_n = X_{n+1}$  - line: (a-d) Single map; (e-h) Cascade of two maps; (i-l) Corresponding bifurcation plots of the single maps.

for a 2-bit digital input. These functions are numbered in decimal, starting from 0 (0000) to 15 (1111). Among these 16 functions, some numbers correspond to well-known logic operations. For example, AND, NAND, OR, and

NOR are represented by ‘0001’, ‘1110’, ‘0111’, and ‘1000’, respectively. The advantage of our approach is that all sixteen of these 2-input functions can be generated using a single chaotic logic circuit, resulting in a highly reconfigurable



**FIGURE 25.** Slopes of Topology-III transfer curves at the intersections between the transfer curves and  $X_n = X_{n+1}$  - line: (a-d) Single map; (e-h) Cascade of two maps; (i-l) Corresponding bifurcation plots of the single maps.



**FIGURE 26.** G<sup>4</sup>FET-based logic generator circuit.


system. This is an important feature as the reconfigurability of chaotic circuits can lead to obfuscation against power profile-based side channel attack [30]. This sets them apart from the conventional CMOS-based logic gates where each operation has a distinct power signature and can be distinguished from each other [31].

Figure. 28 shows the evolution of the analog output voltage across the first ten iterations for all three topologies. For this figure, the configuration parameters are as follows, a)  $V_{top} = 2.26\text{ V}$ ,  $V_{jp1} = 0\text{ V}$ ,  $V_{jp2} = 0\text{ V}$ ,  $V_{jn} = 0\text{ V}$ ,  $P_s = '001'$ ,  $V_{ref} = 1.10\text{ V}$ ; b)  $V_{top} = 1.67\text{ V}$ ,  $V_{jp1} = 0\text{ V}$ ,  $V_{jp2} = 0\text{ V}$ ,  $V_{jn} = 0\text{ V}$ ,  $P_s = '101'$ ,  $V_{ref} = 1.90\text{ V}$ ; c)  $V_{top} = 2.06\text{ V}$ ,  $V_{jn1} = 0\text{ V}$ ,  $V_{jn2} = 0\text{ V}$ ,  $V_{jp} = 0\text{ V}$ ,  $P_s = '101'$ ,  $V_{ref} = 2.20\text{ V}$ . At each iteration, we get a particular logic operation, as can be seen from the figure. The same logic function can be implemented using multiple configuration settings making the logic gate flexible. For example, Figure. 27 (a) shows four NOR operations, at the 2<sup>nd</sup> iteration, 4<sup>th</sup> iteration, 6<sup>th</sup> iteration, and another at the 8<sup>th</sup> iteration. For these four NOR operations, the configuration setting differs only in their iteration number. Thus, The logic functionality can also be altered by changing any of the seven parameters:  $V_{top}$ ,  $V_{j1}$ ,  $V_{j2}$ ,  $V_{j3}$ ,  $V_{ref}$ ,  $P_s$ , or the


iteration number. We have introduced a new metric called the Reconfigurable Parameter Count (RPC), which captures the number of unique parameter counts possible with this reconfigurable circuit. It can be defined as follows:

$$RPC(n) = 2^l \times EPS \times n \times N_{V_{ref}}, \quad (10)$$


If a system has  $p$  parameters and each parameter can have  $N$  distinct values, then the Entire Parameter Space (EPS) can be defined as  $EPS = N^p$  [32].  $N_{V_{ref}}$  is the total number of comparator reference voltage levels,  $l$  is the total number of control bits in the padding sequence, and  $n$  is the iteration number. The comparison of RPC between our work to two published works [33], and, [2], is shown in Figure. 28. The comparison also includes 2-D and 3-D maps, where the constituent maps have six and nine control parameters, respectively. The 2-D and 3-D scheme has been discussed in detail in the next section. It is highly desirable to have a large RPC for obfuscation application, as multiple reliable configurations can be chosen for implementing a single function which ensures the security of chaos-based computing systems against power analysis-based side channel attacks [30], [34]. Our proposed design requires only a few iterations to achieve a very large RPC, which is a result of multiple control parameters introduced in this design. The number of individual functions such as AND, OR, XOR, NAND, NOR, and XNOR also increases with the increase in design space. The increase in individual RPC of six of the sixteen possible logic for all three topologies is also shown in Figure. 29. To plot this figure, we are taking control parameter values only over the



◆ Digital input =0 0 ◆ Digital input =1 0  $-V_{reference}$   
◆ Digital input =0 1 ◆ Digital input =1 1  $-V_{reference}$



◆ Digital input =0 0 ◆ Digital input =1 1  $-V_{reference}$   
◆ Digital input =0 1 ◆ Digital input =1 1  $-V_{reference}$




◆ Digital input =0 0 ◆ Digital input =1 1  $-V_{reference}$   
◆ Digital input =0 1 ◆ Digital input =1 1  $-V_{reference}$


(c) Topology-III

**FIGURE 27.** Evolution of analog chaotic output voltage for first ten iterations. Each iteration corresponds to one logic operation.


chaotic range and keeping the range of  $V_{ref}$  between 0 V to 3.28 V, taking about 64 values. The number of the existence of different functions varies, but it is possible to obtain




**FIGURE 28.** Comparison of Reconfigurable Parameter Count between published works, our proposed work, and the multi-dimensional extensions.



(a) Topology-I



(b) Topology-II



(c) Topology-III

**FIGURE 29.** Change of individual Reconfigurable Parameter Count of six logic functions with iteration.

all the functions by changing the control parameters of the logic gate. This flexibility of implementing a single function with a large number of distinct configurations is highly desirable as it ensures improvement in security applications such as Physically Unclonable Functions (PUF) [35] and logic obfuscation [36].




FIGURE 30. General Framework of 2-D chaotic map.

V. EXTENSION OF MULTI-DIMENSIONAL MAPS

The G<sup>4</sup>FET device, with its four available control parameters, presents an opportunity to expand the design space and venture into multi-dimensional chaotic oscillators. By leveraging these parameters, we can extend one-dimensional maps into multi-dimensional maps. To illustrate this concept, we present 2-D and 3-D schemes which offer greater flexibility and potential for various security applications.

Higher dimensionality of mapping does introduce more complexity, however, it is important to note that complexity is not always detrimental. In certain applications, higher complexity is desirable as it can yield significant improvements in terms of security. For instance, higher dimensional chaotic maps have shown remarkable effectiveness in secure communication by performing better than existing 1D chaotic maps in terms of resisting transmission noise [37], [38]. Leveraging this higher dimensionality not only enhances the key space but also enables secure transmission of audio signals, making it particularly advantageous in audio encryption [39], [40]. Furthermore, in terms of image encryption, the enhancement in key space bolsters resilience against common attacks [41], [42]. In these cases, embracing higher dimensionality proves highly beneficial, as it allows secure communication, enhances audio encryption, and increases the protection of images against common threats.

The ideal outcome is to attain the full range of dynamic complexities exhibited by a higher-order map while keeping the hardware overhead to a minimum. In this case, our simple construction leveraging the unique multi-gate characteristics of G<sup>4</sup>FET holds tremendous potential.

A. 2-D MAP

Figure. 12 illustrates the 2-D scheme, which builds on the foundation of 1-D chaotic maps by introducing additional control parameters to create more complex chaotic behavior.




FIGURE 31. LE plot for 2-D scheme.




FIGURE 32. General Framework of 3-D chaotic map.

In this design, the input  $X_n$  controls  $Map_Y$ , while  $Y_n$  serves as one of the controls for  $Map_X$ . Although Figure. 12 uses *Topology – I* for  $Map_X$  and *Topology – II* for  $Map_Y$ , any combination of the three proposed topologies can be utilized.

In the case of  $Map_X$ , the control parameters are assigned as follows:  $C_1 = Y_n = V_{jp1}$ ,  $C_2 = V_{jp2}$ ,  $C_3 = V_{top}$ , and  $C_4 = V_{jn}$ . For  $Map_Y$ , the control parameters are designated as:  $C'_1 = X_n = V_{jp2}$ ,  $C'_2 = V_{top}$ ,  $C'_3 = V_{jp1}$ , and  $C'_4 = V_{jn}$ . As a result, each variable modulates its respective map as well as the other map. The 2-D map contains a total of six control parameters:  $C_2, C_3, C_4, C'_2, C'_3,$  and  $C'_4$ . However, in our specific case, we consider  $C_3, C_4, C'_3,$  and  $C'_4$  as constant values.

The 2-D Lyapunov Exponent plot is depicted in Figure. 31 and it demonstrates that our proposed 2-D scheme produces robust chaos with increased chaotic complexity. As a result, our system offers enhanced security. Robust chaotic behavior is a desirable characteristic in chaotic systems, as it finds applications in various security domains such as robust random number generation and chaos-based logic [17], [19], [43], [44], [45].

$$X_{n+1} = Map_X(X_n, Y_n, C_2, C_3, C_4), \quad (11)$$

$$Y_{n+1} = Map_Y(Y_n, X_n, C'_2, C'_3, C'_4) \quad (12)$$

B. 3-D MAP

Another possibility for enhancing the design space is by exploring a 3-D scheme, as shown in Figure. 32. This scheme incorporates all three maps:  $Map_X, Map_Y,$  and  $Map_Z,$  with




FIGURE 33. LE plot for 3-D scheme.

*Topology – I*, *Topology – II*, and *Topology – III* assigned to each map, respectively. In the case of  $Map_X$ , the control parameters are defined as follows:  $C_1 = Z_n = V_{jp1}$ ,  $C_2 = V_{jp2}$ ,  $C_3 = V_{top}$ , and  $C_4 = V_{jn}$ . For  $Map_Y$ , the control parameters are:  $C'_1 = X_n = V_{jp2}$ ,  $C'_2 = V_{top}$ ,  $C'_3 = V_{jp1}$ , and  $C_4 = V_{jn}$ . Finally, for  $Map_Z$ , the control parameters are:  $C''_1 = Y_n = V_{jp}$ ,  $C''_2 = V_{top}$ ,  $C''_3 = V_{jn1}$ , and  $C''_4 = V_{jn2}$ . The corresponding equations (13), (14), and (15) for each map are also shown.

This 3-D scheme allows us to utilize all three proposed topologies, providing increased flexibility in our design. As a result, we now have nine control parameters ( $C_2, C_3, C_4, C'_2, C'_3, C'_4, C''_2, C''_3,$  and  $C''_4$ ) instead of the four, significantly expanding the design possibilities. The Lyapunov Exponent (LE) plot of our 3-D scheme is depicted in Figure 33, consistently exhibiting positive LE values over the whole operating range, which indicates robust chaotic behavior.

$$X_{n+1} = Map_X(X_n, Z_n, C_2, C_3, C_4), \quad (13)$$

$$Y_{n+1} = Map_Y(Y_n, X_n, C'_2, C'_3, C'_4) \quad (14)$$

$$Z_{n+1} = Map_Z(Z_n, Y_n, C''_2, C''_3, C''_4) \quad (15)$$

One potential direction for future research is to keep the junction gates independent while including the bottom gates as additional control parameters. This approach would allow for a more extensive exploration of the design space, offering even greater flexibility in the behavior of the system.

In the 2-D scheme, by incorporating the bottom gates as control parameters while keeping the junction gates independent, the number of control parameters can be expanded to 18, if desired. This significant increase in control parameters would provide researchers with a broader range of options to tailor the chaotic behavior of the system to their requirements and explore its potential applications.

Similarly, in the 3-D scheme, including the bottom gates as control parameters along with the junction gates would extend the number of control parameters to 27. This substantial increase in parameter space would unlock new opportunities for designers by increasing functionality as well as flexibility.

## VI. CONCLUSION

In this paper, three simple nonlinear  $G^4$ FET-based chaotic map circuits are introduced. The elegance of each design is that they offer four independent bifurcation parameters with

a simple nonlinear circuit consisting of only 3 SOI transistors. The chaotic map is employed in a chaotic oscillator design. The chaotic behavior of the oscillator is analyzed using bifurcation plots, Lyapunov exponent, correlation coefficient, Shannon Entropy, and Stability analysis. The application of the proposed chaotic oscillator is demonstrated in a reconfigurable logic gate. Extension schemes such as 2-D and 3-D expansion for developing multi-dimensional chaotic map is presented. Potential future work is also discussed along with enhancement in Reconfigurable Parameter Count.

## REFERENCES

- [1] M. Sadia, P. S. Paul, M. R. Hossain, and M. S. Hasan, "Design and analysis of a multi-parameter discrete chaotic map using only three SOI four-gate transistors," in *Proc. SoutheastCon*, Mar. 2021, pp. 1–7.
- [2] B. Kia, K. Mobley, and W. L. Ditto, "An integrated circuit design for a dynamics-based reconfigurable logic block," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 6, pp. 715–719, Jun. 2017.
- [3] M. S. Hasan, A. S. Shanta, P. S. Paul, M. Sadia, M. B. Majumder, and G. S. Rose, "Design of an enhanced reconfigurable chaotic oscillator using G4FET-NDR based discrete map," in *Proc. IEEE 14th Dallas Circuits Syst. Conf. (DCAS)*, Nov. 2020, pp. 1–5.
- [4] B. J. Blalock, S. Cristoloveanu, B. M. Dufrene, F. Allibert, and M. M. Mojjarradi, "The multiple-gate MOS-JFET transistor," *Int. J. High Speed Electron. Syst.*, vol. 12, no. 2, pp. 511–520, Jun. 2002.
- [5] P. H. Vora and R. Lad, "A review paper on CMOS, SOI and FinFET technology," *Des. Reuse Ind. Articles*, pp. 1–10, 2017. [Online]. Available: <https://www.designreuse.com/articles/41330/cmos-soi-finfet-technology-reviewpaper.html>
- [6] A. F. M. S. Haq, S. L. Noor, M. Hassan, M. S. Islam, B. Debnath, and M. Z. R. Khan, "A comparative study of potential distribution of a thin film SOI p-channel four gate transistor," in *Proc. 7th Int. Conf. Electr. Comput. Eng.*, Dec. 2012, pp. 818–821.
- [7] J.-P. Colinge, *Silicon-on-Insulator Technology: Materials to VLSI: Materials to VLSI*. Berlin, Germany: Springer, 2004.
- [8] R. K. Singh, A. Saxena, and M. Rastogi, "Silicon on insulator technology review," *Int. J. Eng. Sci. Emerg. Technol.*, vol. 1, no. 1, pp. 1–16, 2011.
- [9] P. Simonen, A. Heinonen, M. Kuulusa, and J. Nurmi, "Comparison of bulk and SOI CMOS technologies in a DSP processor circuit implementation," in *Proc. 13th Int. Conf. Microelectronics*, 2001, pp. 107–110.
- [10] B. M. Dufrene, *The Multiple Gate MOS-JFET*. Mississippi State Univ., 2002.
- [11] V. Dessard and D. Flandre, "Low frequency noise measurements at elevated temperatures on thin-film SOI n-MOSFET," in *Proc. 28th Eur. Solid-State Device Res. Conf.*, 1998, pp. 604–607.
- [12] S. Cristoloveanu, K. Akarvardar, and P. Gentil, "A review of the SOI four-gate transistor," in *Proc. 8th Int. Conf. Solid-State Integr. Circuit Technol. Proc.*, 2006, pp. 31–34.
- [13] K. Akarvardar, S. Cristoloveanu, P. Gentil, R. D. Schrimpf, and B. J. Blalock, "Depletion-all-around operation of the SOI four-gate transistor," *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 323–331, Feb. 2007.
- [14] B. Debnath, M. S. Islam, S. L. Noor, M. Hassan, A. F. M. S. Haq, and M. Z. R. Khan, "Simulation study of SOI four gate transistor," in *Proc. Int. Conf. Devices, Circuits Syst. (ICDCS)*, Mar. 2012, pp. 221–225.
- [15] H. Bao, Z. Hua, H. Li, M. Chen, and B. Bao, "Discrete memristor hyperchaotic maps," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 11, pp. 4534–4544, Nov. 2021.
- [16] K. Li, H. Bao, H. Li, J. Ma, Z. Hua, and B. Bao, "Memristive Rulkov neuron model with magnetic induction effects," *IEEE Trans. Ind. Informat.*, vol. 18, no. 3, pp. 1726–1736, Mar. 2022.
- [17] Z. Hua, Y. Zhou, C.-M. Pun, and C. L. P. Chen, "2D sine logistic modulation map for image encryption," *Inf. Sci.*, vol. 297, pp. 80–94, Mar. 2015.
- [18] H. A. Abdullah and H. N. Abdullah, "FPGA implementation of color image encryption using a new chaotic map," *Indonesian J. Electr. Eng. Comput. Sci.*, vol. 13, no. 1, pp. 129–137, 2019.
- [19] Z. Hua, Y. Zhou, and B. Bao, "Two-dimensional sine chaoticification system with hardware implementation," *IEEE Trans. Ind. Informat.*, vol. 16, no. 2, pp. 887–897, Feb. 2020.

- [20] K. Akarvardar, S. Cristoloveanu, and P. Gentil, "Analytical modeling of the two-dimensional potential distribution and threshold voltage of the SOI four-gate transistor," *IEEE Trans. Electron Devices*, vol. 53, no. 10, pp. 2569–2577, Oct. 2006.
- [21] A. Fijany, F. Vatan, M. Mojarradi, B. Toomarian, B. Blalock, K. Akarvardar, S. Cristoloveanu, and P. Gentil, "The G4-FET: A universal and programmable logic gate," in *Proc. 15th ACM Great Lakes Symp. VLSI*, Apr. 2005, pp. 349–352.
- [22] M. S. Hasan, S. Shamsir, M. S. A. Shawkat, F. Garcia, S. K. Islam, and G. S. Rose, "Macromodel of G4FET enabling fast and reliable SPICE simulation for innovative circuit applications," *Int. J. High Speed Electron. Syst.*, vol. 27, Sep. 2018, Art. no. 1840015.
- [23] J. S. Friedman, A. Godkin, A. Henning, Y. Vaknin, Y. Rosenwaks, and A. V. Sahakian, "Threshold logic with electrostatically formed nanowires," *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 1388–1391, Mar. 2016.
- [24] B. Dufrene, K. Akarvardar, S. Cristoloveanu, B. J. Blalock, P. Gentil, E. Kolawa, and M. Mojarradi, "Investigation of the four-gate action in  $G/\text{sup}4/\text{FETs}$ ," *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1931–1935, Nov. 2004.
- [25] M. J. Feigenbaum, "Quantitative universality for a class of nonlinear transformations," *J. Stat. Phys.*, vol. 19, no. 1, pp. 25–52, Jul. 1978.
- [26] S. H. Strogatz, *Nonlinear Dynamics and Chaos With Student Solutions Manual: With Applications to Physics, Biology, Chemistry, and Engineering*. Boca Raton, FL, USA: CRC Press, 2018.
- [27] Z. Hua and Y. Zhou, "Dynamic parameter-control chaotic system," *IEEE Trans. Cybern.*, vol. 46, no. 12, pp. 3330–3341, Dec. 2016.
- [28] C. E. Shannon, "A mathematical theory of communication," *Bell Syst. Tech. J.*, vol. 27, no. 3, pp. 379–423, Jul. 1948.
- [29] P. S. Paul, A. Dhungel, M. Sadia, M. R. Hossain, B. Muldrey, and M. S. Hasan, "Self-parameterized chaotic map: A hardware-efficient scheme providing wide chaotic range," in *Proc. 28th IEEE Int. Conf. Electron., Circuits, Syst. (ICECS)*, Nov. 2021, pp. 1–5.
- [30] M. S. Hasan, M. B. Majumder, A. S. Shanta, M. Uddin, and G. S. Rose, "A chaos-based complex micro-instruction set for mitigating instruction reverse engineering," *J. Hardw. Syst. Secur.*, vol. 4, no. 2, pp. 69–85, Jun. 2020.
- [31] J. Bohl, L. Yan, and G. S. Rose, "A two-dimensional chaotic logic gate for improved computer security," in *Proc. IEEE 58th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2015, pp. 1–4.
- [32] M. Sadia, P. S. Paul, M. R. Hossain, B. Muldrey, and M. S. Hasan, "Robust chaos with novel 4-transistor maps," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 3, pp. 914–918, Mar. 2023.
- [33] P. S. Paul, M. Sadia, M. R. Hossain, B. Muldrey, and M. S. Hasan, "Design of a low-overhead random number generator using CMOS-based cascaded chaotic maps," in *Proc. Great Lakes Symp. VLSI*, Jun. 2021, pp. 109–114.
- [34] B. Majumder, S. Hasan, M. Uddin, and G. S. Rose, "Chaos computing for mitigating side channel attack," in *Proc. IEEE Int. Symp. Hardw. Oriented Secur. Trust (HOST)*, Apr. 2018, pp. 143–146.
- [35] A. S. Shanta, M. B. Majumder, M. S. Hasan, and G. S. Rose, "Physically unclonable and reconfigurable computing system (PURCS) for hardware security applications," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 40, no. 3, pp. 405–418, Mar. 2021.
- [36] G. S. Rose, "A chaos-based arithmetic logic unit and implications for obfuscation," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI*, Jul. 2014, pp. 54–58.
- [37] W. Cao, H. Cai, and Z. Hua, "N-dimensional chaotic map with application in secure communication," *Chaos, Solitons Fractals*, vol. 163, Oct. 2022, Art. no. 112519.
- [38] B. Bouteghrine, C. Tanougast, and S. Sadoudi, "Design and FPGA implementation of new multidimensional chaotic map for secure communication," *J. Circuits, Syst. Comput.*, vol. 30, no. 15, Dec. 2021, Art. no. 2150280.
- [39] R. Gnanajeyaraman and K. Prasad, "Audio encryption using higher dimensional chaotic map," *Int. J. Recent Trends Eng.*, vol. 1, no. 2, p. 103, 2009.
- [40] S. G. Babu and P. Ilango, "Higher dimensional chaos for audio encryption," in *Proc. IEEE Symp. Comput. Intell. Cyber Secur. (CICS)*, Apr. 2013, pp. 52–58.
- [41] H. Liu and X. Wang, "Color image encryption using spatial bit-level permutation and high-dimension chaotic system," *Opt. Commun.*, vol. 284, nos. 16–17, pp. 3895–3903, Aug. 2011.
- [42] Z. Hua, Z. Zhu, Y. Chen, and Y. Li, "Color image encryption using orthogonal Latin squares and a new 2D chaotic system," *Nonlinear Dyn.*, vol. 104, no. 4, pp. 4505–4522, Jun. 2021.
- [43] L. Moysis and A. T. Azar, "New discrete time 2D chaotic maps," *Int. J. Syst. Dyn. Appl.*, vol. 6, no. 1, pp. 77–104, Jan. 2017.
- [44] H. Zhu, Y. Zhao, and Y. Song, "2D logistic-modulated-sine-coupling-logic chaotic map for image encryption," *IEEE Access*, vol. 7, pp. 14081–14098, 2019.
- [45] P. S. Paul, P. Hardy, M. Sadia, and M. S. Hasan, "A 2D chaotic oscillator for analog IC," *IEEE Open J. Circuits Syst.*, vol. 3, pp. 263–273, 2022.



**MAISHA SADIA** (Graduate Student Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from The University of Mississippi, in 2017 and 2019, respectively, where she is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering. Her research interests include vehicular ad-hoc networks and chaos-based hardware security applications.



**PARTHA SARATHI PAUL** (Graduate Student Member, IEEE) received the B.Sc. degree in electrical and electronic engineering from the Bangladesh University of Engineering and Technology, in 2014, and the M.Sc. degree in electrical and computer engineering from Oregon State University, in 2017. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, The University of Mississippi. His research interests include mixed-signal circuit design for chaos-based hardware security applications, such as random number generators and reconfigurable logic.



**MD. SAKIB HASAN** (Member, IEEE) received the B.Sc. degree in electrical and electronic engineering from the Bangladesh University of Engineering and Technology, in 2009, and the Ph.D. degree in electrical engineering from The University of Tennessee, Knoxville, in 2017. He is currently an Assistant Professor with the Department of Electrical and Computer Engineering, The University of Mississippi. His research interests include security solutions using nonlinear dynamics, neuromorphic computing, semiconductor device modeling, and VLSI design.

...