

Received 23 May 2023, accepted 8 June 2023, date of publication 13 June 2023, date of current version 21 June 2023. Digital Object Identifier 10.1109/ACCESS.2023.3285722

# SURVEY

# A Survey on Fault Tolerant and Diagnostic Techniques of Multilevel Inverter

# SHIVAM PRAKASH GAUTAM<sup>®1</sup>, (Member, IEEE), MANIK JALHOTRA<sup>®2</sup>, LALIT KUMAR SAHU<sup>®3</sup>, (Senior Member, IEEE), MANO RANJAN KUMAR<sup>4</sup>, AND KRISHNA KUMAR GUPTA<sup>®5</sup>, (Member, IEEE)

<sup>1</sup>Technology Information, Forecasting and Assessment Council (TIFAC), Vellore Institute of Technology, Vellore, Tamil Nadu 632014, India <sup>2</sup>Caterpillar India Pvt. Ltd., Bengaluru, Karnataka 560048, India

<sup>3</sup>Department of Electrical Engineering, National Institute of Technology, Raipur, Chhattisgarh 492010, India

<sup>4</sup>School of Electronics Engineering, Kalinga Institute of Technology, Bhubaneswar, Odisha 751024, India

<sup>5</sup>Department of Electrical and Instrumentation Engineering, Thapar Institute of Engineering and Technology, Patiala, Punjab 147002, India

Corresponding author: Shivam Prakash Gautam (shivam.prakash.gautam@gmail.com)

This work was supported in part by the Article Processing Charges (APC) through the Vellore Institute of Technology, Vellore, India; and in part by the Science and Engineering Research Board, Department of Science and Technology (DST), New Delhi, India, under Project EMR/2016/003906.

**ABSTRACT** Multilevel inverters are used in a number of high-power applications, including industrial motor drives, flexible power transmission, and, renewable energy systems. Since the MLI design incorporates a large number of devices, the system's reliability suffers. This has caught the interest of academics all over the world, who are searching for methods to increase the dependability of the MLI design and include fault-tolerant qualities into it, either through software or hardware. Redundancy is a method that has recently gained popularity in solid-state transformer applications where fault tolerance is a highly desired quality. This is because the method provides for greater fault tolerance. The goal of this research is to offer a complete knowledge of the fault tolerance capabilities of MLIs created by the research community over the last few years

**INDEX TERMS** Fault tolerance, multilevel inverters (MLI), single phase and three phase topologies.

ABBREVIAT	IONS			
ANPC	Active Neutral Point Clamped.	MMCCC	Multilevel Modular Capacitor	
APD	Anti-Parallel Diode.		Clamped Converter.	
BLDC	Brushless Direct Current.	MPP	Maximum Power Point.	
CHB	Cascaded H-Bridge.	NPC	Neutral Point Clamped.	
CMC	Cascaded Multilevel Converter.	OC	Open Circuit. Post Fault Performance Factor. Photovoltaic.	
CMLI	Cascaded Multilevel Inverter.	PFPF		
FC	Flying Capacitor.	PV		
FPSC	Fundamental Phase Shift Compensation.	PWM	Pulse Width Modulation.	
FT-SS	Fault Tolerant Switching Scheme.	qZSI	Quasi Z-Source Inverter.	
HVDC	High Voltage Direct Current.	RSBC	Rotating Sliding Box Controller.	
IGBT	Insulated Gate Bipolar Transistor.	SC	Short Circuit.	
LS-PWM	Level Shifted Pulse Width Modulation.	SCR	Silicon Controlled Rectifier.	
MAC	Multilevel Active Clamped.	SM	Sub Module.	
MC	Matrix Converter	STATCOM	Static Synchronous Compensator	
MLC	Multilevel Converter	SV	Space Vector.	
MLC	Multilevel Inverter	TBV	Total Blocking Voltage.	
1411/1	wunnever mverter.	TBVR	Total Blocking Voltage Ratio.	
The associate editor coordinating the review of this manuscript and		TRIAC	Triode for Alternating Current.	

The associate editor coordinating the review of this manuscript and approving it for publication was Lorenzo Ciani<sup>(D)</sup>.

VNP

Virtual Neutral Point.

VSI Voltage Source Inverter.

ZSI Z-Source Inverter.

# I. INTRODUCTION

Multilevel Inverters are gaining widespread acceptance in various sectors of the power industry, such as renewable energy systems, flexible power transmission, adjustable speed drives, hybrid electric vehicles, etc. High-power MLI topologies comprise a large number of power semiconductor switches and electrolytic capacitors, which, as noted in [1] and [2], are highly susceptible to faults. Semiconductor switches are primarily vulnerable to open circuit (OC) failure, short circuit (SC) failure, and intermittent gate misfiring failure. SC failures are particularly severe and can cause the entire application to shut down, so the diagnosis time for them should be minimized. While OC and gate misfiring failures do not pose as much of a threat to the system, they do result in increased distortions in the output waveform. As a result, a subsequent corrective action, either software or hardwarebased, is taken to restore the post-fault behavior of the system as closely as possible to the pre-fault behavior. This has generated a lot of interest in incorporating fault-tolerant characteristics into MLIs. The capacitor faults are out of the scope of this paper.

In recent years, a substantial amount of research on fault tolerance has adopted an application-oriented approach for power electronic traction transformers [3], permanent magnet synchronous motor (PMSM) drives [4], [5], induction motor drives [6], [7], [8], and brushless direct current (BLDC) motor drives [9], among others. Various modifications to conventional MLI topologies, such as cascaded-H bridge (CHB), neutral point clamped (NPC), and floating capacitor (FC), have been proposed [10] in order to convey faulttolerant properties. Numerous studies have examined the fault-tolerant properties of the following topologies: modular multilevel converter (MMC), cascaded multilevel inverters (CMLIs), T-type inverters, active neutral-point clamped (ANPC) inverters, boost inverters, etc. [11], [12]. MMC and CMLI take advantage of their modularity to add redundant modules to the original topology to enable fault-tolerant operation. Neutral path switches impart inherent fault-tolerance to T-type and ANPC converters. Capacitor voltage unbalance in static synchronous compensator (STATCOM) or disparity of voltage generation in photovoltaic (PV) applications may occur under defective conditions. Thus, a topological perspective of fault-tolerant operation is intertwined with an application-specific modification of the modulation strategy.

Reliability prediction metrics are used to mathematically predict the life of a power electronics system. These metrics can be defined at either the component or the system level. Component-based reliability research mainly focuses on various factors that affect component reliability, which are documented in MIL-HDBK-217F [13]. System-level reliability analysis considers the effect of component interdependency and standby redundancy [14]. The Markov-chain model is widely accepted for evaluating system-level reliability [15], [16]. The main goal of reliability evaluation is to present a clear picture of component and system-based factors to provide for design trade-offs and to ensure the mathematical model meets the expected requirements.

Several factors need to be considered to ensure a highly reliable MLI architecture. Fault detection, localization, and isolation are intertwined procedures that must have a quick response time to eliminate any threat of collateral damage to the system. Recently, research has focused on developing fault detection techniques, with or without the addition of hardware components. However, this paper is focused solely on fault-tolerant schemes, which can be based on software, hardware, or a combination of both. The paper presents a quantitative and qualitative comparison of various techniques, giving readers insight into the state-of-the-art faulttolerant techniques for MLIs.

This paper aims to provide a comprehensive review of recent fault-tolerant topologies of MLIs published in the past few years, with respect to multiple facets, including the type of fault, application requirements, topological modification and innovation, modulation, and reliability quantification. The following section discusses fault-tolerant strategies falling under different categories, as defined later in the paper. At the end of each subcategory, a brief summary sheds further light on the discussed technique, highlighting its advantages and disadvantages. Finally, the paper discusses the future scope and conclusion of MLIs.

#### **II. INTRODUCTION TO FAULT DETECTION TECHNIQUES**

Based on the choice of detection variables, fault detection schemes can be categorized into two types: voltage-based detection and current-based detection methods. Fault detection techniques that do not employ any voltage/current sensor tend to be more economical. In recent years, a lot of research has been done on fault diagnostic techniques. For example, in [17], the fault diagnostic technique is based on the analysis of the normalized Park's current space vector. A maximum power point (MPP) immune fault detection technique is proposed in [18] for grid-connected PV systems. In [19], the fault detection method is based on current detection, and the duty cycles of the switches are calculated using the method proposed by Alesina and Venturini [20]. The diagnosis approach uses the information of the load currents, the angles of the input and output voltage space vectors, and the values of the duty cycles of the switches. No hardware cost in [19] and [21] results in decreased cost. However, these approaches tend to fail under light-load or no-load conditions because the amplitudes of input current and output current are both relatively small, and the detection time is long.

To reduce the detection time, a fault diagnosis method has been proposed in [22], which is realized with the knowledge about the switch state and the current sensor location. In [22], the current sensors are moved ahead of the clamp circuit connection to sample the matrix converter currents during the



FIGURE 1. Classification of state of art fault tolerant methods in power electronics converter.

zero vectors. In [23], a predictive control method is used to improve the reliability of the matrix converter. However, it is difficult to diagnose the open-circuit fault switch when the following two conditions are satisfied simultaneously: 1) the frequency of the load current is the same as the frequency of the input voltage, and 2) the phase difference between the input voltage and the output current is  $\pi$ . An additional current sensor is also needed to monitor the clamp current.

In [24], a modified space vector modulation technique is proposed as a general solution for the post-fault operation of MLC with the assumption of using independent power sources in the dc side of the converter. The proposed modulation strategy treats the multilevel converter as a two-level converter by introducing an offset vector to adjust the modulation of the converter online under different fault conditions. In [25], LS-PWM along with carrier rotation results in the improved power distribution. Based on current direction, either the switch or its anti-parallel diode (APD) will operate at a particular instant. Under single switch failure (and assuming its corresponding APD in healthy condition), the three-phase modulating signals are maintained at 120 degrees apart from each other when the current flows through the APD, whereas for the reverse direction of current, the modulating signals are maintained at 60 degrees apart for the remaining two-phase modulating signals [26]. In [27] and [28], fault detection techniques have been proposed for DC-DC converters and T-type rectifiers, respectively.

#### **III. FAULT TOLERANT MULTILEVEL INVERTERS**

In recent literature, a variety of fault-tolerant MLI topologies have been proposed, which can be categorized primarily as follows: Figure 1 depicts switch level, limb level, and module level.

Two additional classifications exist for the switch-level fault-tolerant switching scheme (FT-SS) method. In the redundant switching states category, it is possible to accomplish the same output voltage level by implementing available switching states for a given voltage vector. This scheme is prevalent for three-phase systems in which the interior voltage vectors possess inherent redundancy. However, few literatures based on single-phase systems have utilised redundant switching states FT-SS to partially or completely recover the pre-fault waveform characteristics during fault conditions. The second solution, DC-bus midpoint connection, refers to FT-SS in which the faulty limb of a three-phase system is irrevocably connected to the DC bus's midpoint after the occurrence of a fault. This solution of powering a three-phase system with its two remaining functional phases will result in a balanced output with a reduced rating.

In the proposed leg-level solution, a fourth redundant limb is added to a three-phase system. The redundant leg can contribute to the improvement of a particular characteristic under healthy conditions, or it can be activated only under defective conditions. The redundant limb of a single-phase system is primarily activated under fault conditions.

The category at the module level is further subdivided into three categories. In the neutral shift method, the phase angle between the unbalanced phase voltages is shifted in order to produce a higher and balanced line voltage. Therefore, this technique only applies to three-phase systems. In addition, the neutral shift method cannot attain pre-fault conditions when a defect occurs. The subsequent category, DC-bus voltage regulation, attempts to achieve the pre-fault characteristics by enhancing the DC-side of the inverter, which is accomplished by employing a Z-source converter prior to the inverter topology. By simultaneously implementing neutral shift FT-SS, the increased voltage stress resulting from DC-bus voltage regulation FT-SS can be distributed equitably among the three phases. In the final category, redundant module, additional modules are added in series to the original topology, and when a defect occurs, the redundant module is used to replace the faulty module. Following is an in-depth analysis of each of the aforementioned categories.

#### A. REDUNDANT SWITCHING STATES

Figure 2a depicts the space vector diagram (SVD) for a three-phase, three-level system with a DC-link input made up of two capacitors. Figure 2a demonstrates that the switching states represented by 012 in the SVD indicate that the output terminal of phase A is connected to terminal 0, the output terminal of phase B is connected to terminal 1, and the output terminal of phase C is connected to terminal 2. There are 19 unique space vectors available out of a total of 27 transition states, with the remainder being redundant space



**FIGURE 2.** Space vector diagram (SVD) for a (a) Three phase three level inverter (b) Three phase four level inverter.

vectors accessible at zero and low voltage vectors. The ratio of the number of transition states to the number of output voltage levels is proportional. The SVD of a three-phase, four-level inverter is depicted in Figure 2b. Only 37 unique vectors exist out of a total of 64 transitioning states, according to [29]. Consequently, the number of redundant switching states has multiplied along with the number of output voltage levels. This redundancy is beneficial when its complementary switching state cannot be synthesised due to defective conditions.

Figure 3a and 3b show the three-phase three-level topology of conventional T-type and Active Neutral Point Clamped (ANPC) inverters, respectively. When a fault occurs on the half-bridge switches of the T-type or ANPC topology, there are improbable large voltage vectors, and in order to obtain a balanced output, the modulation index value needs to be reduced so that the reference vector lies inside the inner hexagon. The redundancy available for the small and medium voltage vectors is utilized to obtain a balanced output, which, however, is 50% less than the pre-fault conditions. In [30] and [31], the dwell time of the synthesizable small voltage vectors is rearranged in such a way as to replace their corresponding non-synthesizable vector in case of a fault on the half-bridge



FIGURE 3. Three phase three level topology of conventional (a) T-type inverter (b) ANPC inverter.



FIGURE 4. Space vector diagram depicting non-synthesizable voltage vectors under switch SA1 OC fault (see fig. 3a).

switches for the T-type inverter. The steps involved in the proposed scheme [30], [31] are as follows:

- Reduce the modulation index such that the reference vector lies in the inner hexagon.
- Depending on the faulty switch location, the lowest turn-on time  $T_{low}$ , is added or subtracted from the three-phase turn-on times ( $T_a$ ,  $T_b$ ,  $T_c$ ). If two non-synthesizable switching states exist in step 2, step 3 is required else should be skipped.
- Redefine the turn-on time to eliminate the remaining non-synthesizable switching state.
- Ensure equal dwell time for both '0' and '2'switching states which aim to achieve capacitor voltage balancing.



#### TABLE 1. Addition of turn-on time to replace the non-synthesizable small vectors by their redundant counterparts.

Figure 4 shows the SVD for a three-phase three-level topology under OC failure where the fault is considered on switch  $S_{a1}$  in T-type inverter, which leads to the non-synthetization of those switching states where the phase A is connected to the 2 terminal (see figure 3a). The non-synthesizable vectors are represented in red boxes, whereas the inner hexagon is marked in green color. Table 1 shows the steps 2 and 3 of the proposed scheme in [30] and [31], being dealt in detail. The voltage reference vector is considered to be in subsector VIb, and Ib for the considered case.

The same principle of adding or subtracting the minimum turn-on time to replace impossible switching states with redundant ones is applied to the three-phase three-level NPC topology in [32]. In the ANPC converter, a fault on the neutral path switches transforms the topology to a conventional NPC topology, resulting in a balanced three-level output waveform with the same pre-fault output rating [33]. On the other hand, for a fault on the neutral path switches in a T-type inverter, three different fault-tolerant switching schemes (FT-SS) are compared in Table 2 (considering a fault on switch Sa3, as seen in Figure 3a). Only the switching states synthesized in the particular FT-SS are represented in the SVD in Table 2. In [34], depending on the faulty switch location, a compensation voltage is added to the reference voltage waveforms for three-level rectifiers to achieve fault-tolerant control.

In the single-phase system presented in [35], the proposed topology is capable of achieving partial fault-tolerant characteristics due to the FT-SS redundant switching states for generating the intermediate voltage level of '0.5Vdc', which can be generated by either capacitor (as shown in Figure 5a). However, the output voltage obtained under faulty conditions is only half of the pre-fault conditions. This disadvantage is addressed in [36], in which a transformer is utilized before the load to recover the output power rating (as shown in Figure 5b). However, the inner switches in the NPC leg (S2 and S3) are unable to tolerate an OC failure across them since it would disconnect the load from the inverter topology.

As a summary of the redundant switching state FT-SS, the following are mentioned:

• As the number of capacitors parallel to the DC- link increases, so does the number of levels in the output voltage waveform, leading to an increase in redundant switching states for the interior voltage vectors.



#### TABLE 2. Comparison of the fault tolerant switching scheme (FT-SS) for a three level T-type configuration under neutral path switch Sa3 OC failure.

- In a single phase or three phase system, if the FT-SS is exclusively software based, the output voltage under fault conditions is halved compared to pre-fault conditions.
- However, if a hardware implementation along with redundant switching state FT-SS is performed, the output voltage obtained under defective conditions can be restored to its initial value.
- Depending on the selection of FT-SS, certain characteristics, including input current ripple, DC link voltage ripple, and efficiency, may be impacted under defective conditions.

#### B. DC-BUS CONNECTION VIA MID-POINT

In this configuration, the output voltage of the defective phase is connected to the DC-link's neutral point, resulting in the defective phase outputting a single voltage level. The remaining two healthy phases provide reduced voltage to a three-phase load. In [33], when a malfunction occurs on the half-bridge switches in the ANPC converter (such as switch Sa1 in figure 3b), phase-A's output is permanently connected to the neutral point (labelled '1' in figure 3b), whereas phase-B and phase-C provide a three-level output voltage. As a result, the converter operates in a reconfiguration mode of 1L-3L-3L. Reference [37] describes an analogous procedure for a conventional three-phase T-type inverter. Adjustments must be made to the reference waveforms to accommodate the 1L-3L-3L reconfiguration mode. Before the fault, equations 1 to 3 represent the reference voltage waveforms, while equations 4 to 6 represent the waveforms after the defect. The primary disadvantage of the DC-link midpoint connection scheme is that defective conditions reduce the capacity of the inverter by half.

$$V_a = m\sin\left(wt\right) \tag{1}$$

$$V_b = m\sin\left(wt - 2\pi/3\right) \tag{2}$$

$$V_c = m\sin\left(wt + 2\pi/3\right) \tag{3}$$

$$V_a = 0 \tag{4}$$

$$V_b = -\sqrt{3} m \sin\left(wt + \pi/6\right) \tag{5}$$

$$V_c = \sqrt{3} m \sin(wt + 2\pi/3 + \pi/6)$$
(6)

A two-level three-leg inverter is used to drive an induction motor load in [38] (see Figure 6a). The load neutral is connected to the neutral point of the DC-link capacitor in





FIGURE 5. Topology proposed in (a) [35] (b) [36].

an attempt to provide a path for the flow of zero-sequence current. At times of fault in one phase, the motor is maintained in balanced operation by the remaining two healthy phases. However, this scheme is only applicable when the midpoint of the DC-link capacitors is accessible. Also, since the phase currents flow into the capacitors under faulty conditions, oversized capacitors become an unavoidable issue.

In [7], the faulty phase is connected to the DC-link neutral point by triggering the corresponding TRIAC (e.g., TRIAC ta is triggered when a fault occurs on Sa1 or Sa2, see Figure 6b). The fault-tolerant control strategy implemented in [7] is predictive torque control (PTC).

A hardware-based fault-tolerant scheme is proposed in [39] for a single-phase conventional NPC topology (see Figure 7). In the proposed solution, bidirectional switches are employed to ensure that the NPC leg is clamped to the capacitor leg under faulty conditions, which ensures protection against SC failure. The proposed topology is able to preserve full output power with decreased quality waveforms.

Fig. 8 represents the schematic diagram of a three-phase matrix converter (MC) consisting of nine bidirectional switches, which enables bidirectional power flow. An inputside filter can be added to avoid higher order distortions in the source current. The switching devices of the MC are protected from overvoltage and overcurrent by the clamp circuit. In [40], the proposed FT-SS considers the MC as a two-stage rectifier and inverter circuit (see Figure 9), and recomposes the control of the rectifier stage to counteract

60872



FIGURE 6. Two level inverter (a) Topology used in [38] (b) Topology used in [7].



FIGURE 7. Topology proposed in [39].

the fault [40]. The same fault tolerant method is also used to counteract the double open-switch fault in [41].

These techniques, although not requiring any additional hardware or circuit reconfiguration, do not optimize the duty cycles of the chosen switching states to reduce error in the converter's synthesized output voltages. As a result, they do not provide the MC with the best possible performance after an open-switch failure.

In the proposed fault tolerant approach in [19], the nine bidirectional switches are divided into three groups based



FIGURE 8. Schematic diagram of a three phase MC.



FIGURE 9. Two stage equivalent of the MC [40].

on the correlation between their duty cycles and phase discrepancies. Initially, the duty cycles are estimated using the approach suggested by Alesina and Venturini [20], and a non-synthesizable zero vector is replaced with a synthesizable one in the duty cycles. The duty cycles of the two remaining healthy switches in the affected phase are then changed in accordance with the converter's operational circumstances and the moment in time. The fault tolerant approach suggested in [23] trades off output current quality and continuity in the presence of faults, as specified in the flowchart in figure 10. For the remaining eight switches, the cost function is assessed, and the switching state is chosen based on the cost function's minimal value.

In [42], a fault-tolerant method is presented that achieves an optimized duty cycle for the remaining healthy switches in a multilevel inverter. This optimization is achieved by formulating a nonlinear optimization problem, which aims to minimize the error between the desired reference voltages and the voltages generated by the switching states. The optimization problem takes into account the Karush-Kuhn-Tucker condition [43] to ensure the solution satisfies the necessary constraints. By utilizing this fault-tolerant method, the inverter can continue to operate efficiently and effectively even in the presence of faults. The optimization process adjusts the duty cycles of the functioning switches to compensate for the faulty switches, allowing the inverter to maintain accurate output voltages as close as possible to the desired reference voltages.



FIGURE 10. Fault tolerant control strategy flowchart in [23].

To summarize the 'DC-bus midpoint connection' FT-SS, following points are mentioned as below:

- Under faulty conditions on half bridge switches, the phase containing faulty switch is connected to the DC-link neutral point. This results in the 1L-3L-3L reconfiguration mode.
- The reference waveforms need to be readjusted in order to obtain a balanced output, which however is 50% reduced when compared to the pre-fault value.
- If the neutral point of the load is connected to the DC-link neutral point, the phase current will flow into the capacitors. Thus, over sizing of the capacitors is an inevitable disadvantage.
- Upon occurrence of single switch failure in MC topology, the remaining eight switches are modified in such a way so as to counteract the fault by considering MC as a two stage rectifier and inverter circuit.

### C. REDUNDANT LEG CONNECTION

In this method for achieving fault-tolerant characteristics, a redundant leg, which may be identical or distinct from the phase legs of the original circuit, is implemented. This category is subdivided into single-phase and three-phase redundant legs.

# 1) REDUNDANT LIMB APPROACH FOR SINGLE-PHASE SYSTEMS

The addition of TRIACs [44], semiconductor switches (single [45] or bidirectional switches [46], [47]), relays [48], [49], [50], or transformers [51] to incorporate fault-tolerant characteristics into the main inverter topology is a recent trend for single-phase MLI topologies. To evaluate the robustness of recently proposed redundant leg-based single-phase MLI fault-tolerant topologies, the following factors are considered:

- Types and location of fault: According to a study on IGBT power failure in power electronic converter systems, semiconductor switches are the second most fragile components in a converter system after the capacitors [2]. Hence, in the entire length of the paper, only switches are considered to develop fault. Failure in semiconductor switches can be mainly categorized into two subcategories, open circuit (OC) failure and short circuit (SC) failure. Under OC failure, the defected switch does not allow certain output voltage levels to generate, hence the waveform will be distorted. Whereas, on the other hand, severity of SC failure is higher since it might lead to shorting of the voltage source or increased voltage stress across the remaining healthy switches. The severity of a fault is also dependent on its location and number of failed switches. Thus, the fault tolerant topology should be able to match the pre-fault waveform characteristics as closely as possible, under all fault locations and to both single and multiple switch failure.
- Post fault performance factor (PFPF): PFPF is defined as the ratio of the post-fault inverter output to the pre-fault inverter output power [1]. A value equal to 1.0 implies that the inverter is capable of preserving the output rating of the inverter, which can be achieved with the same or reduced number of levels in the post-fault output voltage waveform when compared to the number of levels in the pre-fault output voltage waveform.
- Efficiency after failure: After the fault has occurred, the number of switches conducting should be either less or equal to the number of switches conducting before the fault inception. This ensures that the efficiency of the power inverter has not drastically decreased upon the occurrence of fault (provided the PFPF value is equal to 1.0).
- Total Blocking Voltage Ratio (TBVR): The total blocking voltage (TBV) of a multilevel inverter refers to the maximum voltage that the inverter's switches must be able to withstand when they are turned off. It is an important consideration for the design and cost of multilevel inverters. The TBV of a multilevel inverter is determined by the number of levels and the voltage rating of each level. As the number of levels increases, the TBV also increases. The TBV requirements can impact the cost of the inverter to some extent, as higher TBV ratings typically require the use of more robust and expensive switches. Therefore, in order to bring an approximate comparison of cost, all the single-phase fault-tolerant topologies are compared with the conventional cascaded H-bridge (CHB) inverter. TBVR is defined as the ratio of total blocking voltage of the fault tolerant inverter to the total blocking voltage of the standard CHB inverter

with a redundant leg. Note that while evaluating the TBVR for a particular topology, the former is compared with the CHB inverter which generates an equal number of output voltage levels. High TBVR means the approximate cost will be high among the fault tolerant MLI. Table 3 brings out an effective comparison of the recently proposed fault tolerant single-phase topologies with redundant leg.

# 2) REDUNDANT LEG APPROACH IN THREE-PHASE TOPOLOGIES

In [54] and [55], fault-tolerant operation of a conventional NPC converter is discussed. The fault tolerant characteristics are incorporated by adding a fourth leg, a conventional threelevel FC leg, which provides a stiff neutral point (under healthy conditions) for the three-phase three-level NPC topology. There are three solutions proposed, the first two of which are partial and the third is the complete solution. However, the third solution has a higher cost and increased number of components as its main disadvantage. In order to blow open the fuse, thyristors are utilized in [56] and [57]. In [56], the thyristors permanently connect the output terminal of the faulty phase to the virtual neutral point (VNP) (see figure 11). This particular reconfiguration process is only achievable if the fault in the switching devices does not result in wire bonding fusion. This characteristic is achievable if controlled fuses are employed in the topology [58]. In [57], capacitors  $C_P$ and C<sub>N</sub> are employed to avoid short circuit of voltage supply when the thyristors are triggered to explode the fuse. Under faulty conditions, the redundant leg provides an active neutral point by activating the corresponding TRIACs (TA1 and TA2 are activated to connect the midpoint of the redundant leg to the NP, see figure 12). However, the output voltage in [56] and [57] is reduced post-thyristor triggering, which requires modification of the modulating signals to obtain rated output voltage. In [59], [60], and [61], a symmetrical redundant leg is utilized to provide fault-tolerant characteristics to the T-type, ANPC, and matrix inverter, respectively. These topologies have the capability of overcurrent sharing under healthy conditions. It's important to note that the overcurrent sharing characteristic is only possible at large space vectors.

Hence, the overcurrent sharing mode would be discontinuous for a three-level inverter. However, the characteristic of overcurrent sharing can be further improved if the switches in the redundant leg are made of wide-bandgap semiconductor materials (e.g., silicon carbide) [59], [46]. Due to the impartial path transitions, active NPC (ANPC) converters are inherently more reliable than NPC converters. If output power reduction is permitted, ANPC converters have 10% greater reliability for single-switch SC failure and 8.5% greater reliability for OC than NPC converters [55]. However, if output power loss is not permitted, both converters are equally reliable. In [9], a three-phase two-leg rectifier is used along with an identical two-level leg to incorporate fault tolerance in the system. Table 4 presents an effective comparison of the threephase fault-tolerant topologies with a redundant leg.

### TABLE 3. Comparison of the single phase redundant leg fault tolerant topologies.

Topology	Remarks
Topology proposed in [46] $V_{DC}$ $V_{DC}$ $V$	<ul> <li>The proposed topology [35] is rendered fault-tolerant by the addition of a redundant limb [46].</li> <li>The topology can only tolerate the failure of a single OC switch.</li> <li>A fault in any switch belonging to the 'A' or 'B' leg is replaced by three switches from the redundant leg, which results in a decrease in the post-fault efficiency of the system.</li> <li>Multiple switch failure on both inverter legs is not tolerable.</li> <li>Sa1, Sa2, Sr1, and Sr2 are rated at VDC, while the rest of the switches are rated at VDC/2.</li> <li>PFPF=1.0 pu</li> <li>TBVR=1.5</li> </ul>
Topology proposed in [47] $V_{dc,1}$ $S_{7}$	<ul> <li>The topology proposed in [53] is made fault-tolerant in [47] by adding a redundant limb composed of two bidirectional switches.</li> <li>Its disadvantages include the inability to tolerate a brief switch fault, the inability to tolerate multiple switch faults, the requirement of isolated DC sources, and a reduction in efficacy following a fault.</li> <li>PFPF for S1 and S2 is 0.75, for S3, S4, S5, and S6 it is 0.50, and for S7 and S8 it is 1.00.</li> <li>Assuming VDC,1 and VDC,2 equal to VDC. Switches S1, S2, S5, S6, Sr1, Sr2, Sr3, Sr4 are rated at VDC. Switches S3 and S4 are rated at 2VDC. Switches S7 and S8 are rated at VDC/2.</li> <li>TBVR=1.3</li> </ul>
Topology proposed in [44]	<ul> <li>The topology proposed in [44] can withstand OC and SC single switch failure.</li> <li>Multiple switch failures on the same leg of the inverter can be tolerated; however, the proposed topology fails to deliver the output when multiple switch failures occur on both the 'A' and 'B' legs.</li> <li>Assuming VDC,1 and VDC,2 are equal to VDC/2. Switches Sa1 to Sa4 and Sb1 to Sb4 are rated at VDC/2. Sr1, Sr2, Sr4, and Sr6 are also rated at VDC/2. Sr3 and Sr5 are rated at VDC.</li> </ul>
$V_{dc1} = \{ \begin{array}{c}   \\   \\   \\   \\   \\   \\   \\   \\   \\   $	<ul> <li>A fault on a single switch belonging to the main inverter is replaced by two conducting switches from the redundant leg.</li> <li>PFPF=1.0 pu</li> <li>TBVR=1.33</li> </ul>
Topology proposed in [49] $R_{12}$ $S_3$ $R_{14}$ $S_7$ $V_{DC1}$ $R_{23}$ $V_{DC2}$ $R_{21}$ $V_{DC2}$ $R_{21}$ $V_{DC2}$ $R_{21}$ $V_{DC2}$ $S_4$ $R_{24}$ $S_8$ $R_{22}$ $R_{1}$ $S_{L1}$ $S_{L4}$ $S_{L2}$ $R_2$	<ul> <li>The proposed topology in [49] employs relays to attain fault-tolerant characteristics for the conventional CHB bridge.</li> <li>With the exception of the load-side CHB, the proposed topology can tolerate the failure of a single switch or multiple switches.</li> <li>The architecture can tolerate both OC and SC failures.</li> <li>All switches, with the exception of the load-side CHB switches, have a PFPF value of 1.0.</li> <li>Assuming each capacitor to be at VDC/2 magnitude, the level-generating switches (S1 to S8) have a voltage rating of VDC/2, whereas the load-side CHB switches have to withstand 3VDC/2 blocking voltage.</li> <li>TBVR=1.167</li> </ul>

#### TABLE 3. (Continued.) Comparison of the single phase redundant leg fault tolerant topologies.

Topology proposed in [52]	
$V_{DC1} = S_{5} + S_{1} + S_{3} + S_{4} + S_{5} + S_{4} + S_{5} + S_{4} + S_{5} + S_$	<ul> <li>The topology proposed in [52] can tolerate OC and SC failures, but not multiple switch failures when a defect occurs on both legs of the inverter.</li> <li>Assuming the voltage sources to be of magnitude VDC/2, switches S1 to S4 and SE4 to SE7 have a rating of VDC/2.</li> <li>Switches SA1, SA2, SE8, and SE2 have a rating of 2VDC. Switches S6 and SE2 have a rating of 3VDC/2.</li> <li>When the redundant leg is active, the number of conducting switches before and after a fault remains the same.</li> <li>For all the entire topology, PFPF=1.0</li> <li>TBVR=1.7</li> </ul>
Topology proposed in [44] $S_5$ To arid	<ul> <li>The topology proposed in [44] incorporates fault-tolerant characteristics into the conventional CHB bridge using a set of TRIACs.</li> <li>Compared to a conventionally healthy CHB inverter, the number of</li> </ul>
	conducting switches in the proposed architecture increases from two to four.
$\begin{bmatrix} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	• The topology is capable of withstanding both OC and SC failures. It cannot, however, tolerate multiple transition failures. All the switches and TRIACS are rated at VDC.
$S_6$	<ul> <li>PFPF=1.0 pu</li> <li>TBVR=1.0</li> </ul>

#### TABLE 4. Effective comparison of the three phase redundant leg fault tolerant topologies.

	Fault tolerance			PFPF	
Topologies	SSOC*	SSSC*	Leg-OC*	Leg-SC*	
Solution 1 in [55]	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	1/√3
Solution 2 in [55]	$\checkmark$	$\checkmark$	$\checkmark$		1.0
Solution 3 in [55]	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	1.0
[56]		$\checkmark$	$\checkmark$	$\checkmark$	1.0**
[57]	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	1
[59]	$\checkmark$	$\checkmark$	$\checkmark$		1
[60]		$\checkmark$	$\checkmark$	$\checkmark$	1
*SSOC: Single switch open circuit. SSSC: Single switch short circuit. Leg-OC and Leg SC: All switches in a particular phase leg are either OC or SC					

\*SSOC: Single switch open circuit, SSSC: Single switch short circuit, Leg-OC and Leg SC: All switches in a particular phase leg are either OC or SC \*\* Modifications in the reference voltage waveforms are required to obtain 1.0 PFPF.



FIGURE 11. Topology proposed in [56].



FIGURE 12. Topology proposed in [57].

To summarize, the redundant leg approach has the following main features:

- The redundant leg can remain non-operational under healthy conditions (as is the case with the discussed topologies under the single-phase redundant leg approach) or can operate under healthy conditions (as is the case with the discussed topologies under the three-phase redundant leg approach) to deliver extra benefits to the original topology, such as providing an active neutral point and overload current sharing. However, this leads to increased conduction losses during healthy conditions.
- The common characteristic of redundant leg operation for a three-phase topology is that the redundant leg can be used to share the overload current. This characteristic can be further aided if the redundant leg switches are made of wideband gap semiconductor material. However, current sharing is discontinuous since it occurs only at large space vectors or else the topology should be modulated as a two-level inverter instead of a three-level inverter to obtain continuous current sharing.
- The topology of the redundant leg in the three-phase system can be the same or different from the phase legs of the original topology, depending on the specific requirements.

The major disadvantage of the redundant leg approach is that a whole particular leg is disconnected even when the fault has occurred on a single switch. Thus, for high voltage applications which have large number of switches in each leg, the redundant leg approach may not seem feasible. As a solution to that, recent literature reports the use of redundancy introduced to such individual switches in the proposed topology whose healthy operation is necessary for providing a balanced output. As shown in figure 13, in [10], each switch in the FC leg has a redundant path to ensure continuous conductance under OC failure conditions. In multilevel active clamped (MAC) converter [62], fault on inner switches can be tolerated owing to the redundant paths available for producing the particular output voltage level, whereas the outermost switches are made fault tolerant by employing parallel redundant switch as shown in figure 14.

#### D. NEUTRAL SHIFT TECHNIQUE

A cascaded multilevel (CMC) inverter defect may cause an uneven number of modules to be active in each phase. This section's goal is to examine the methods that have been put out in order to provide balanced line-to-line voltage without adding any hardware components, as well as its benefits and drawbacks.

Figure 15a shows the fasorial diagram of an 11-level CMC where five healthy modules are assumed to be present in each phase (5-5-5 configuration mode, where the number denotes the healthy modules in each phase). The fundamental way to achieve symmetry in the original topology in the event of a fault—let's say, two defective modules in phase-Care—is to remove two healthy modules from both the A



FIGURE 13. The proposed topology in [10].



FIGURE 14. The proposed topology in [62].

and B phases (see figure 10b). However, since more energy might have been drawn from the healthy modules that were skipped, this underutilizes the system's components [63]. Fundamental phase shift compensation (FPSC), also known as the neutral-shift method, is an idea put forth by authors in [64]. It calls for changing the fundamental phase angle between the output phase voltages in order to achieve balanced line-to-line voltage, i.e.,  $|V_{AB}| = |V_{BC}| = |V_{CA}|$ . This idea is mathematically represented in equations (7)–(9), where  $V_A$ ,  $V_B$ , and,  $V_C$  are the magnitudes of the three phase voltages, and  $\theta_{AB}$ ,  $\theta_{BC}$ , and,  $\theta_{CA}$  represents angle in between the three phase voltages

$$V_A^2 + V_B^2 - 2V_A V_B \cos(\theta_{AB}) = V_B^2 + V_C^2 - 2V_B V_C \cos(\theta_{BC})$$
(7)

$$V_{A}^{2} + V_{B}^{2} - 2V_{A}V_{B}\cos(\theta_{AB}) = V_{C}^{2} + V_{A}^{2} - 2V_{C}V_{A}\cos(\theta_{CA})$$

$$\theta_{AB} + \theta_{BC} + \theta_{CA} = 360^{\circ} \tag{9}$$



**FIGURE 15.** Fasorial diagram (a) Under 5-5-5 healthy module case (b) Under 3-3-3 module case (c) Under 5-5-3 healthy module case (d) Under 5-3-2 case with FPSC implemented (e) Under 5-3-2 case with modified FPSC implemented.

This results in  $\theta_{AB} = 95^\circ$ ,  $\theta_{BC} = 133^\circ$ , and  $\theta_{CA} = 132^\circ$  when equation (9) for two defective modules in phase-C is evaluated offline (see figure 15c). When using the "*neutral shift*" approach, a larger line-to-line voltage is possible than with the prior solution (see figure 15b).

However, the following list includes FPSC's key drawbacks:

- When compared to the pre-fault value (see figure 15a), the obtained line-to-line voltage (see figure 15c) is lower.
- There is a chance that at least one phase may experience reverse power flow, depending on the load power factor [65].
- When the converter neutral point is outside of the line to line voltage, there may be more than one remedy for a specific problematic situation, and FPSC may not provide the best option (see figure 15d).

In order to establish a phase difference as near to 180 degrees as feasible, the expanded FPSC approach [66] suggests lowering the phase voltage of the converter with the greatest number of healthy modules (see figure 15e). Compared to the straightforward FPSC methodology, this method produces superior outcomes (see figure 15d). Even the extended FPSC approach, however, is unable to restore the pre-fault voltage rating. Even if common mode voltage does not show in the line voltages as a result of FPSC installation, excessive voltage stress may nevertheless damage and age motor bearings and shafts [67].

The authors of [68] concentrated on lowering the amount of common mode component that was fed into the inverter phase voltages. After the adoption of FPSC, the phase voltages

are no longer 120 degrees apart, making natural removal of the third-order harmonics from the phase voltages impossible. In [69], selective harmonic elimination using FPSC is used to get balanced line voltages and naturally remove the third-order harmonic from phase voltages. When compared to conventional NS approaches, the space vector modulation (SVM) methodology used in [70] is able to achieve greater line voltage when there are faults. Reference [25] uses a modified level shift-pulse width modulation approach to perform the FPSC technology, rotating the carrier waveforms to create a balanced power distribution across the H-bridge cells.

The following elements are mentioned to summarize the FT-SS 'neutral shift' scheme:

- The primary objective of this scheme is to achieve balanced line-to-line voltage by adjusting the phase voltage angles.
- The 'neutral shift' FT-SS scheme results in higher lineto-line voltage than the solution where an equal number of healthy modules are bypassed to maintain symmetry in the three-phase voltages.
- However, the pre-fault rating is not obtained after implementing the 'neutral shift' scheme.
- Since the nature of phase voltages remains unbalanced, natural elimination of third-order harmonics, which was achieved under healthy conditions, cannot be accomplished.

#### E. DC BUS VOLTAGE RECONFIGURATION

Z-source inverters (ZSIs) are used in this kind of FT-SS to provide the inverter fault-tolerant properties. ZSIs, which get their name from having two inductors and two capacitors coupled in the shape of a Z, were initially presented in [69]. Active state and zero state are the two operational states of an inverter. By implementing ZSI between the DC link and VSI, inherent fault-tolerant qualities to short-circuit failure happening on the VSI side are achieved. ZSI uses the zero state of conventional voltage source inverters (VSIs) to boost up the DC link voltage. The following methods may be used to meet the output voltage characteristics in the event of an open circuit on the inverter side:

- Increasing the voltage of the DC-link side inverter [70]: This technique alters the duty ratio of the shoot-through state, or the inverter's zero state, to raise the input voltage to the inverter. However, using this approach always causes the voltage stress on the remaining functional switches to grow. Additionally, the input current's strength grows, endangering the ZSI-side inductor. The modulating waveforms are altered in accordance with the definitions given previously in equation (1) to produce a balanced line-to-line voltage.
- Modulation index, shoot-through mode duty ratio, and Fundamental Phase Shift Compensation (FPSC) [71]: The output voltage magnitude drops when an inverter side fault occurs. The pre-fault voltage output is produced by increasing the modulation index value and changing the shoot-through mode appropriately. When FPSC is used, the remaining healthy switches get an evenly distributed rise in voltage stress. The ZSIs also provide filtering properties in addition to fault-tolerant ones. For applications like a battery-integrated PV system, the input current discontinuity issue of standard ZSIs is undesirable [72]. As a result, quasi-ZSI (qZSI) was created [73]. Table 5 is a comparative examination of a few of the ZSIs.

The items listed below are a summary of the "DC-bus voltage regulation" FT-SS:

- This specific hardware-based strategy necessitates the employment of passive parts before the converter structure.
- In the case of a failure, the voltage stress on the remaining components rises, hence higher rated power electronic components should be employed.
- The system is capable of matching pre-fault characteristics with lower output quality.
- The "DC bus voltage regulation" and "neutral shift" schemes may be used together to distribute the increased voltage stress among the three phases.

#### F. REDUNDANT MODULE CONFIGURATION

1) FAULT TOLERANCE IN MODULAR MULTILEVEL

## CONVERTERS (MMC)

Figure 16(a) depicts schematic representation of a singlephase MMC with 'N' half-bridge sub-modules (SMs) and two reserved SMs in each limb. The arm inductance, represented by "L", can cause voltage unbalance if its branch impedance values are asymmetric [80]. Figure 16(b) is a schematic rep-



FIGURE 16. (a) Schematic of a single-phase MMC (b) Schematic of a half-bridge SM with a bypass contactor (T).

resentation of an SM, which consists of two switches and one flying capacitor. Despite the fact that MMC employs a large number of power electronic devices, which may result in a high failure probability [81], their modularity endows MMC with inherent fault-tolerant properties [82]. The reserved SMs in the MMC can remain active or inactive under healthy conditions and are classified into four categories based on their functionality.

#### a: SCHEME 1, COLD RESERVED SM

- In this scheme, the reserved SMs are active under deficient circumstances.
- This scheme is ideal for HVDC applications with a large number of SMs [83]. (More than 200 SMs are used in each limb of the MMC in Siemens' Trans Bay Cable project [84]). Thus, the conduction and switching losses associated with reserved SMs are avoided.
- The primary drawback of this scheme is that redundant SMs require a lengthier time to charge their capacitor to rated values in order to function as normal SMs under defective conditions [85].

#### TABLE 5. Comparison of the DC-bus voltage reconfiguration fault tolerant topologies.

Tomalager					
Topology	Remarks				
ZSI topology in [71]	• In [71] quasi 78I (a78I) is implemented between the DC and the				
Z-source network	• III [/1], quasi ZSI (qZSI) is implemented between the DC supply and the inverter side				
	The ZSI ten large equite of the constitute ten inductors and en-				
	• The q2SI topology consists of two capacitors, two inductors and one neuror diada				
$L_1$ $L_2$	power diode.				
	• Upon occurrence of fault, the three phase inverter operates with two leg				
Inverter	belanced line to line voltage				
Source	<ul> <li>Closed loop sliding mode controller[74] is implemented to obtain three.</li> </ul>				
	Closed loop shaing mode controller [74] is implemented to obtain three     phase balanced current				
•	phase balanced current.				
	• In [75], qZSI with discontinuous input current (qZSId) boost converter is				
ZSI topology in [75]	utilized. qZSId topology has lower capacitor rating in comparison with				
Z-source network	conventional ZSI network.				
$C_{I \parallel 1}$	• Upon occurrence of fault in a particular phase, asymmetricity might occur				
	in the phase voltage which would introduce DC offset components.				
$L_1$ $L_2$	Hence, some of the healthy cells are eliminated from the faulty phase to				
	achieve symmetricity in the phase voltage.				
Inverter	• In [76] and [77], FPSC technique is implemented to evenly distribute the				
Source $C_2 \parallel$	non-uniformity of inevitable voltage stress on the remaining healthy				
	switches.				
	• Increase in modulation index is preferred over the shoot-through mode				
•	duty ratio as the increase in MI value would not result in an increase in the voltage stress of the remaining healthy switches				
751 tonology in [79]	the voltage stress of the remaining healthy switches.				
Z-SI topology III [78] Z-source network					
	• In [78], a dual symmetrical qZSI topology is employed to a T-type				
	inverter.				
$D \perp L_{I}$	• The dual symmetrical qZSI topology enables zero common mode voltage,				
C <sub>2</sub> Inverter	and maintains the quality and quantity of the output voltage under failure				
$C_3 {=} L_2$	conditions. The $C$ let $A$ be the first second se				
	• The fault tolerant characteristics are achieved by the implementation of EPSC along with the inherent boosting characteristics of the 7SI network				
$C_{4}$	TT SC along with the innerent boosting characteristics of the 2.51 network.				
ZSI topology in [72]	• In [72], four power diodes, two capacitors and one inductor form the ZSI				
Z-source network	architecture.				
	• The proposed structure has reduced the inductor quantity by half in				
	comparison to the conventional ZSI.				
	• However, four power diodes in its architecture highlight one of the biggest				
Source Inverter -	disadvantages.				
	• Also, increase in the voltage stress of the remaining healthy switches is not discussed and analyzed				
$\downarrow$ $\downarrow$ $C_2$ $\downarrow$ $Load$	<ul> <li>Modulating signals are redefined upon accurrence of fault on the inverter.</li> </ul>				
	• informating signals are reachined upon occurrence of fault of the filvener				
	5100.				
Z SI topology in [73] Z source network					
	• In [73], DC circuit breaker is proposed which is based on the ZSI network				
Call	and possesses bidirectional current characteristics.				
	• The proposed structure performs the following four characteristics:				
	• Interruption of current in DC circuit breakers.				
	• Controlling the direction of flow of power.				
Source C <sub>2</sub> Load	Circuit breaking.				
	• Normal load current can also be interrupted for soft switching process.				
Though the modulation strategy proposed in [79] is not based on the ZSL the concept of FPSC is introduced to achieve SOC balancing for battery					
storage management system in faulty mode.					
Overall controlling scheme consists of three modes.					
1. Active power control [78]					

2. SOC balancing control

SOC balancing control
 Fault tolerance control.

ZSI can be implemented to achieve the inherent short circuit failure occurring on the inverter side.

• Faults in any SM [86], voltage sensor [87], or DC side [88] must be detected within a brief period of time, and a post-fault reconfiguration scheme must be implemented to ensure uninterrupted operation [89], [90]. There is a delay between the isolation of the defective module and the insertion of the reserved module following the detection of a fault. This delay could cause transitional disruptions. The reference PWM waveform is modified in [91] to eliminate any voltage distortion or overcurrent issues that may occur during the transition period.

#### b: SCHEME 2, HOT RESERVED SM

- Under healthy conditions, the reserved SMs are active.
- Under faulty conditions, the faulty SMs are bypassed and an equal number of healthy SMs from the remaining five limbs of the MMC are also bypassed in order to maintain symmetry in the topology.

#### c: SCHEME 3, HOT RESERVED SM

- Contrary to scheme 2, the reserved SMs are active while the system is operating normally.
- While the system is malfunctioning, an equal number of healthy SMs from the arm that is complementary to the arm with the malfunctioning modules are bypassed in place of the defective SMs.

#### d: SCHEME 4, HOT RESERVED SM

- Under defective circumstances, only the problematic SMs are bypassed from the original topology, which results in an unbalanced number of functional SMs;
- The reserved SMs stay active even under healthy conditions. As a result, the fault-tolerant design should focus on resolving problems with circulating current [92], energy balance [93], and capacitor voltage balancing [94] that result from the asymmetrical operation.

A common advantage of all schemes except scheme 4 is that they naturally eliminate odd-order circulating current due to maintained symmetry in the topology at all times. A common advantage of all schemes except scheme 1 is better transient performance and higher component utilization, resulting in decreased voltage stress across capacitors and consequently achieving higher reliable operation. However, they also share the common disadvantage of increased losses under healthy conditions.

In [95], a rotating sliding box controller (RSBC) is employed as a mix of cold and hot reserved schemes, which ensures that the reserved SMs participate under healthy conditions as well, but the total number of active SMs at any instant is not equal to the total number of SMs in an arm. In RSBC, the phase-shift angles depend on the length of the sliding box, while the number of sectors depends on the total number of operating SMs. After detection of a faulty SM, it is bypassed, which reduces the number of sectors without any other noticeable change in the functioning of the sliding box controller. For example, if N is 4 and redundant SMs are



**FIGURE 17.** Sliding box controller (a) Under healthy condition (b) Under third SM faulty condition.

equal to 2, then under healthy conditions, the total number of operating SMs in each arm is equal to 6. Thus, the number of sectors is also equal to 6. If the length of the sliding box is considered to be 4 and assuming the fault has occurred on the third SM, figure 17(a) and 17(b) represent the sliding box controller under healthy and faulty conditions, respectively. The only disadvantage of the RSBC technique is that it is only valid if the number of faulty SMs is less than the reserved SMs.

In [96], a cold reserved SM is employed in each arm of the MMC, and the choice of reserved SM is a multilevel modular capacitor clamped converter (MMCCC) [97] (see figure 18). MMCCC facilitates smooth mode transition and provides for multiple switch fault tolerance owing to its capability to provide an increased number of output voltage levels. MMCCC offers better component utilization when compared to the flying capacitor multilevel DC/DC converter [98]. However, the main disadvantage of MMCCC is that the switches S1



FIGURE 18. Schematic diagram of the reserved SM in [96].



FIGURE 19. Varistors in parallel to the switches.

and S2 (see figure 18) cannot tolerate OC and SC failures, respectively [99].

Instead of adding any reserved SM in MMC to gain faulttolerant characteristics, an alternative hardware reconfiguration solution is proposed in [100], which suggests placing a varistor in parallel with the switch, as shown in Figure 19. Varistors have a high resistance value when low voltage appears across their terminals and vice versa. When a switch becomes faulty, the flyback effect [47] results in high voltage stress across both the switch and the varistor due to the loss of a conduction path. This loss of conduction path is compensated for by the varistor, which offers less resistance under high voltage stress. However, the solution in [100] fails when the anti-parallel diode corresponding to the faulty switch gets damaged.

# 2) FAULT TOLERANCE IN CASCADED MULTILEVEL CONVERTERS (CMC)

Just like MMC, cascaded multilevel converters (CMC) (see Figure 20a) are modular in nature and possess inherent fault-tolerant characteristics [101]. Under faulty conditions, the easiest solution is to bypass the faulty module and an equal number of healthy modules from other phases to maintain symmetry. However, this leads to underutilization of the sources and is being replaced by the solution where only the faulty module is eliminated using the bypass switch. The following discussion of CHB-based fault-tolerant strategies focuses on the application point of view.

The isolated voltage source for each module (see Figure 20b) can be obtained from any of the following sources:



FIGURE 20. The schematic diagram of (a) A three-phase CMC topology (b) Structure of sub-module in CMC.

- A diode rectifier, which is fed by the dedicated secondary of the input transformer [102], or a cascaded transformer MLI [51].
- Photovoltaic (PV) panel.
- Batteries.

Isolated and low voltage DC-links make the CHB converters best candidate for PV applications. Separate DC links renders the provision of individual MPPT control for each PV module, which leads to the harvesting of maximum output energy. However, due to unequal solar irradiance and variation in temperature, individual MPP of each panel will result in PV mismatch issues [103]. PV mismatch issues can also occur at times of fault in a module belonging to a particular phase [104]. The aim of the fault tolerant scheme for CHB based PV applications is to provide a balanced three phase grid current under unbalanced conditions. In [104], the three phase balanced grid currents are provided by injecting a zero sequence voltage component. Upon fault occurrence, if all the remaining healthy modules are generating equal power, then the direction of zero-sequence current is opposite to the direction of the phase current, the phase being the one which bears the faulty module. Assuming the fault has occurred in one of the SMs in phase A, figure 21 shows the phasor diagram when the remaining healthy modules generate equal



FIGURE 21. Phasor diagram under equal power generation and under faulty conditions.

power where  $V_{ga}$ ,  $V_{gb}$ ,  $V_{gc}$  are the three phase grid voltages,  $I_{ga}$ ,  $I_{gb}$ ,  $I_{gc}$  are the three phase grid currents, and  $V_a$ ,  $V_b$ ,  $V_c$  are the three phase converter voltages.

Under unequal power generation, the direction of the zero-sequence component depends on the three-phase power generation ratio. The limitation of the zero-sequence component is that it results in an increase in the converter voltages, and if the converter DC-link voltages are low, it can drive the converter into over-modulation mode. Under faulty conditions, the DC-link voltage of H-bridges is used as a degree of freedom to obtain the rated voltage in CHB-based STAT-COM applications [105]. The main focus of the control system in STATCOM applications is to achieve reactive power control and capacitor voltage balancing on the DC-side of the H-bridge under faulty conditions [106]. For CHB-based energy storage applications, the 'neutral shift' technique is implemented to achieve state of charge (SOC) balancing under faulty conditions [107]. In all of these techniques, the zero-sequence component has been added to achieve a particular objective. However, for low power factor (PF) applications, injecting a zero-sequence component leads to reverse real power flow and may cause hazardous conditions when the system is non-regenerative, for example, a diode bridge rectifier feeding the DC-side of the inverter [108].

Several hardware-based fault-tolerant solutions have been proposed for CMCs in recent literature. One such solution proposed in [48] is a relay-based fault-tolerant scheme. The proposed structure includes four relays in each module, and when a fault occurs in a module, its DC source is transferred to the other module through the related relays, where it connects to the existing DC sources in series. By changing the switching patterns, the inverter can continue to function without being affected by the fault. However, this solution suffers from underutilization of the remaining healthy switches in the faulty module, increased voltage stress, and higher conduction losses due to the continuous operation of relays. Another proposed solution in [49] overcomes the aforementioned disadvantage of increased voltage rating requirements. In this solution, the full bridge cells are changed to the half-bridge switches under faulty conditions.



FIGURE 22. The injection of isolated DC offset [50].

However, the main disadvantage of this approach is the requirement of a CHB module for polarity generation, which is not fault-tolerant and the switches in the CHB module have to bear maximum voltage stress. The concept of fault tolerance for a DC-DC converter in [74] is the same as that proposed for a DC-AC converter in [48] and thus suffers from the same disadvantages.

Figure 22 shows another solution proposed in [50], which involves using an additional DC source under faulty conditions. For a specific phase, when certain fault conditions occur, a command is given to the corresponding electromechanical relay to inject DC voltage while simultaneously blowing up the corresponding fuse. However, the requirement of an isolated DC source is a major challenge, especially for grid-connected applications such as STATCOM [105]. A similar concept of DC voltage injection is proposed in [109], where power electronic switches replace the relays and fuses. However, this topology also suffers from the same disadvantage of providing an isolated DC source. Reference [110] proposes a fault-tolerant solution for an open-end winding induction motor drive based on isolated DC sources. Reference [111] proposes an SVM strategy for asymmetrical cascaded MLI under faulty conditions, which ensures that no saturation occurs whenever possible by properly choosing the high voltage vector. However, the switching sequences for power cells are defined offline and stored in lookup tables, which is a time-consuming process. In [112], switching sequences are defined online, adding extra complexity to the modulation scheme. These shortcomings are avoided in [113], where the modulation strategy combines the benefits of both space vector and carrier-based approaches. Under faulty conditions, the maximum value of the modulation index is reduced. Thus, to obtain higher amplitude line-toline voltages, the converter must deliberately over-modulate, which may result in converter saturation. The operation of the cascaded MLI under fault conditions on the converter power cells is extended in [114], where the proposed modulation strategy allows for a wider range of modulation index.

To summarize the 'redundant module configuration' FT-SS, the following points are noted:

- Redundant modules in MMC can be active or inactive based on the application requirement.
- The main objective of fault tolerance scheme in MMC configuration is to maintain balance in various conditions such as capacitor voltage balancing and handling of circulating current when an uneven number of modules operate in the six arms of the MMC.
- Similar to MMC, fault tolerance schemes in CMC should aim at handling the asymmetric nature to maintain balanced three-phase grid current for grid-connected PV applications, SOC for battery applications, or capacitor voltage balancing in STATCOM based applications.

# **IV. FUTURE SCOPE**

- The fault-tolerant redundant switching states scheme alone is unable to deliver rated output voltage during faulty conditions. Thus, further research is needed to combine it with hardware-based techniques to achieve the rated output voltage.
- Single-phase redundant leg fault-tolerant switching schemes have received less attention in terms of switch sequencing before and after failure, which directly affects the system's efficiency. While some topologies assume that the fuse will blow open to convert a short circuit failure to an open circuit one, further research is required to study the transition from short circuit failure to fuse explosion. Several aspects, such as the voltage stress on remaining healthy switches, require further discussion.
- Unlike three-phase systems, single-phase systems do not utilize redundant legs in healthy conditions. However, potential benefits from such a redundant leg architecture can be explored in single-phase systems.
- The total blocking voltage ratio for three-phase systems can be further improved by adding extra devices to eliminate short circuit failures.
- The implementation of the fundamental phase shift compensation technique has reduced the burden on switches and inductors in Z-source converters. However, further research is required for single-phase systems to develop modulation strategies that can deal with this issue.
- Semiconductor switches and capacitors are the two most vulnerable components in power electronic systems. However, capacitor failure is not widely discussed in the literature, and most topologies only consider single switch open circuit or short circuit failure. Only a few studies discuss multiple switch failures.

## **V. CONCLUSION**

This paper presents a detailed analysis of fault-tolerant MLI topologies proposed in recent literature. The software-based fault-tolerant strategies, such as redundant switching states, DC-link mid-point connection, and neutral shift, are relatively simple to implement and cost-effective. However, these strategies are unable to fully restore the pre-fault waveform characteristics and magnitude. In contrast, hardware-based

strategies, like redundant leg and redundant module configuration, are capable of achieving the same pre-fault voltage magnitude even under faulty conditions, making them more suitable for critical applications. Moreover, implementing both software and hardware-based schemes, such as neutral shift and DC bus voltage regulation, together may result in better output waveform characteristics compared to implementing each scheme individually. As a concluding note to this paper, the key points and pitfalls of each fault-tolerant strategy are listed as follows:

- The redundant switching states FT-SS do not incur additional costs for implementation, unless a reduction in the output magnitude is unacceptable. The original topology already possesses inherent fault-tolerant characteristics due to the redundancy of inner voltage vectors in the space vector diagram of the three-phase system.
- With the DC bus midpoint connection FT-SS, the phase containing the fault is connected to the midpoint of the DC bus. As a result, a two-phase system drives the original three-phase system with a reduced output rating.
- The redundant leg-based approach involves adding an extra leg to the original three-phase system, which can remain operational or non-operational under healthy conditions. Although this approach increases the cost of the original topology, it meets the pre-fault waveform characteristics. Recent literature has proposed this approach in single-phase systems, where it preserves the output rating under faulty conditions.
- The neutral shift software-based approach modifies the phase angles of unbalanced phase voltages to achieve a higher and balanced line voltage. However, the main drawback is that the obtained line voltage magnitude is lower than the pre-fault line voltage magnitude. The natural third-order harmonic elimination achieved with balanced phase voltages is no longer achievable after implementing the neutral shift scheme.
- With DC bus voltage regulation FT-SS, passive components are used before the conversion/inversion stage to match the pre-fault characteristics with reduced output quality. Implementing DC bus voltage regulation FT-SS with the neutral shift scheme results in the uniform sharing of increased voltage stress on the three phases.
- Redundant module FT-SS involves adding an additional module in series with the original topology, which can remain operational or non-operational under healthy conditions. The main focus of the control system should be on achieving capacitor voltage balancing, real and reactive power control, and providing balanced three-phase grid currents under faulty conditions.

#### REFERENCES

- U. Choi, F. Blaabjerg, and K. Lee, "Study and handling methods of power IGBT module failures in power electronic converter systems," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2517–2533, May 2015.
- [2] S. Peyghami, P. Davari, and F. Blaabjerg, "System-level reliabilityoriented power sharing strategy for DC power systems," *IEEE Trans. Ind. Appl.*, vol. 55, no. 5, pp. 4865–4875, Sep. 2019.

- [3] J. Liu and N. Zhao, "Improved fault-tolerant method and control strategy based on reverse charging for the power electronic traction transformer," *IEEE Trans. Ind. Electron.*, vol. 65, no. 3, pp. 2672–2682, Mar. 2018.
- [4] N. K. Nguyen, F. Meinguet, E. Semail, and X. Kestelyn, "Faulttolerant operation of an open-end winding five-phase PMSM drive with short-circuit inverter fault," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 595–605, Jan. 2016.
- [5] Z. Wang, X. Wang, M. Cheng, and Y. Hu, "Comprehensive investigation on remedial operation of switch faults for dual three-phase PMSM drives fed by T-3L inverters," *IEEE Trans. Ind. Electron.*, vol. 65, no. 6, pp. 4574–4587, Jun. 2018.
- [6] B. P. Reddy, M. A. Rao, M. Sahoo, and S. Keerthipati, "A fault-tolerant multilevel inverter for improving the performance of a pole–phase modulated nine-phase induction motor drive," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1107–1116, Feb. 2018.
- [7] D. Zhou, Y. Li, J. Zhao, F. Wu, and H. Luo, "An embedded closed-loop fault-tolerant control scheme for nonredundant VSI-fed induction motor drives," *IEEE Trans. Power Electron.*, vol. 32, no. 5, pp. 3731–3740, May 2017.
- [8] D. Zhou, J. Zhao, and Y. Liu, "Independent control scheme for nonredundant two-leg fault-tolerant back-to-back converter-fed induction motor drives," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 6790–6800, Nov. 2016.
- [9] H. Li, W. Li, and H. Ren, "Fault-tolerant inverter for high-speed lowinductance BLDC drives in aerospace applications," *IEEE Trans. Power Electron.*, vol. 32, no. 3, pp. 2452–2463, Mar. 2017.
- [10] J. Amini and M. Moallem, "A fault-diagnosis and fault-tolerant control scheme for flying capacitor multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 1818–1826, Mar. 2017.
- [11] P. Lezana, J. Pou, T. A. Meynard, J. Rodriguez, S. Ceballos, and F. Richardeau, "Survey on fault operation on multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2207–2218, Jul. 2010.
- [12] W. Zhang, D. Xu, P. N. Enjeti, H. Li, J. T. Hawke, and H. S. Krishnamoorthy, "Survey on fault-tolerant techniques for power electronic converters," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6319–6331, Dec. 2014.
- [13] "Reliability prediction of electronic equipment," 1st ed., Dept. Defense, Washington, DC, USA, Tech. Rep. MIL-HDBK-217F, Dec. 1991.
- [14] Y. Song and B. Wang, "Survey on reliability of power electronic systems," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 591–604, Jan. 2013.
- [15] A. Soualhi, G. Clerc, H. Razik, M. El badaoui, and F. Guillet, "Hidden Markov models for the prediction of impending faults," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 3271–3281, May 2016.
- [16] T. Liu, K. Zhu, and L. Zeng, "Diagnosis and prognosis of degradation process via hidden semi-Markov model," *IEEE/ASME Trans. Mechatronics*, vol. 23, no. 3, pp. 1456–1466, Jun. 2018.
- [17] C. Cecati, A. O. Di Tommaso, F. Genduso, R. Miceli, and G. R. Galluzzo, "Comprehensive modeling and experimental testing of fault detection and management of a nonredundant fault-tolerant VSI," *IEEE Trans. Ind. Electron.*, vol. 62, no. 6, pp. 3945–3954, Jun. 2015.
- [18] M. Dong, H. Dong, L. Wang, J. Yang, L. Li, and Y. Wang, "A simple opencircuit detection strategy for a single-phase grid-connected PV inverter fed from power optimizers," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 2798–2802, Apr. 2018.
- [19] S. M. A. Cruz, A. M. S. Mendes, and A. J. M. Cardoso, "A new fault diagnosis method and a fault-tolerant switching strategy for matrix converters operating with optimum alesina-venturini modulation," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 269–280, Jan. 2012.
- [20] A. Alesina and M. G. B. Venturini, "Analysis and design of optimumamplitude nine-switch direct AC-AC converters," *IEEE Trans. Power Electron.*, vol. 4, no. 1, pp. 101–112, Jan. 1989.
- [21] P. G. Potamianos, E. D. Mitronikas, and A. N. Safacas, "Open-circuit fault diagnosis for matrix converter drives and remedial operation using carrier-based modulation methods," *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 531–545, Jan. 2014.
- [22] C. Brunson, L. Empringham, L. De Lillo, P. Wheeler, and J. Clare, "Open-circuit fault detection and diagnosis in matrix converters," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2840–2847, May 2015.
- [23] T. Peng, H. Dan, J. Yang, H. Deng, Q. Zhu, C. Wang, W. Gui, and J. M. Guerrero, "Open-switch fault diagnosis and fault tolerant for matrix converter with finite control set-model predictive control," *IEEE Trans. Ind. Electron.*, vol. 63, no. 9, pp. 5953–5963, Sep. 2016.

- [24] X. Li, S. Dusmez, B. Akin, and K. Rajashekara, "A new active faulttolerant SVPWM strategy for single-phase faults in three-phase multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 62, no. 6, pp. 3955–3965, Jun. 2015.
- [25] S. Kim, J. Lee, and K. Lee, "A modified level-shifted PWM strategy for fault-tolerant cascaded multilevel inverters with improved power distribution," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7264–7274, Nov. 2016.
- [26] H. T. Eickhoff, R. Seebacher, A. Muetze, and E. G. Strangas, "Post-fault operation strategy for single switch open-circuit faults in electric drives," *IEEE Trans. Ind. Appl.*, vol. 54, no. 3, pp. 2381–2391, May 2018.
- [27] E. Pazouki, Y. Sozer, and J. A. De Abreu-Garcia, "Fault diagnosis and fault-tolerant control operation of nonisolated DC–DC converters," *IEEE Trans. Ind. Appl.*, vol. 54, no. 1, pp. 310–320, Jan. 2018.
- [28] J. Lee and K. Lee, "An open-switch fault detection method and tolerance controls based on SVM in a grid-connected T-type rectifier with unity power factor," *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 7092–7104, Dec. 2014.
- [29] S. Busquets-Monge, J. Bordonau, and J. Rocabert, "A virtual-vector pulsewidth modulation for theFour-level diode-clamped DC–AC converter," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1964–1972, Jul. 2008.
- [30] U. Choi, K. Lee, and F. Blaabjerg, "Diagnosis and tolerant strategy of an open-switch fault for T-type three-level inverter systems," *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 495–508, Jan. 2014.
- [31] U. Choi, F. Blaabjerg, and K. Lee, "Reliability improvement of a T-type three-level inverter with fault-tolerant control strategy," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2660–2673, May 2015.
- [32] U. Choi, J. Lee, F. Blaabjerg, and K. Lee, "Open-circuit fault diagnosis and fault-tolerant control for a grid-connected NPC inverter," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7234–7247, Oct. 2016.
- [33] J. Li, A. Q. Huang, Z. Liang, and S. Bhattacharya, "Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of highpower electrical drives," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 519–533, Feb. 2012.
- [34] J. Lee and K. Lee, "Open-circuit fault-tolerant control for outer switches of three-level rectifiers in wind turbine systems," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3806–3815, May 2016.
- [35] S. P. Gautam, S. Gupta, and L. Kumar, "Reliability improvement of transistor clamped H-bridge-based cascaded multilevel inverter," *IET Power Electron.*, vol. 10, no. 7, pp. 770–781, Jun. 2017.
- [36] M. Rao. A and K. Sivakumar, "A fault-tolerant single-phase five-level inverter for grid-independent PV systems," *IEEE Trans. Ind. Electron.*, vol. 62, no. 12, pp. 7569–7577, Dec. 2015.
- [37] R. V. Nemade, J. K. Pandit, and M. V. Aware, "Reconfiguration of T-type inverter for direct torque controlled induction motor drives under openswitch faults," *IEEE Trans. Ind. Appl.*, vol. 53, no. 3, pp. 2936–2947, May 2017.
- [38] M. Farhadi, M. T. Fard, M. Abapour, and M. T. Hagh, "DC–AC converterfed induction motor drive with fault-tolerant capability under open- and short-circuit switch failures," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1609–1621, Feb. 2018.
- [39] W. Chen, E. Hotchkiss, and A. Bazzi, "Reconfiguration of NPC multilevel inverters to mitigate short circuit faults using back-to-back switches," *CPSS Trans. Power Electron. Appl.*, vol. 3, no. 1, pp. 46–55, Mar. 2018.
- [40] K. Nguyen-Duy, T.-H. Liu, D.-F. Chen, and J. Y. Hung, "Improvement of matrix converter drive reliability by online fault detection and a faulttolerant switching strategy," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 244–256, Jan. 2012.
- [41] D. Chen, K. Nguyen-Duy, T. Liu, and M. A. E. Andersen, "A faulttolerant modulation method to counteract the double open-switch fault in matrix converter drive systems without redundant power devices," in *Proc. 10th Int. Power Energy Conf. (IPEC)*, Dec. 2012, pp. 65–70.
- [42] J. D. Dasika and M. Saeedifard, "A fault-tolerant strategy to control the matrix converter under an open-switch failure," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 680–691, Feb. 2015.
- [43] E. Chong and S. H. Zak, An Introduction to Optimization. Hoboken, NJ, USA: Wiley, 2013.
- [44] V. V. S. P. Kumar and B. G. Fernandes, "A fault-tolerant single-phase grid-connected inverter topology with enhanced reliability for solar PV applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 3, pp. 1254–1262, Sep. 2017.

- [45] M. Aly, E. M. Ahmed, and M. Shoyama, "A new single-phase five-level inverter topology for single and multiple switches fault tolerance," *IEEE Trans. Power Electron.*, vol. 33, no. 11, pp. 9198–9208, Nov. 2018.
- [46] S. P. Gautam, L. Kumar, S. Gupta, and N. Agrawal, "A single-phase fivelevel inverter topology with switch fault-tolerance capabilities," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2004–2014, Mar. 2017.
- [47] M. Jalhotra, L. Kumar, S. P. Gautam, and S. Gupta, "Development of fault-tolerant MLI topology," *IET Power Electron.*, vol. 11, no. 8, pp. 1416–1424, Jul. 2018.
- [48] M. M. Haji-Esmaeili, M. Naseri, H. Khoun-Jahan, and M. Abapour, "Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation," *IET Power Electron.*, vol. 10, no. 1, pp. 59–70, Jan. 2017.
- [49] K. J. Hossein, P. Farhad, A. Mehdi, and T. Sajjad, "Reconfigurable multilevel inverter with fault-tolerant ability," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7880–7893, Sep. 2018.
- [50] M. Aleenejad, H. Iman-Eini, and S. Farhangi, "Modified space vector modulation for fault-tolerant operation of multilevel cascaded H-bridge inverters," *IET Power Electron.*, vol. 6, no. 4, pp. 742–751, Apr. 2013.
- [51] H. K. Jahan, M. Naseri, M. M. Haji-Esmaeili, M. Abapour, and K. Zare, "Low component merged cells cascaded-transformer multilevel inverter featuring an enhanced reliability," *IET Power Electron.*, vol. 10, no. 8, pp. 855–862, Jun. 2017.
- [52] K. Ambusaidi, V. Pickert, and B. Zahawi, "New circuit topology for fault tolerant H-bridge DC–DC converter," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1509–1516, Jun. 2010.
- [53] S. P. Gautam, L. K. Sahu, and S. Gupta, "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters," *IET Power Electron.*, vol. 9, no. 4, pp. 698–709, 2016.
- [54] S. Xu, J. Zhang, and J. Hang, "Investigation of a fault-tolerant threelevel T-type inverter system," *IEEE Trans. Ind. Appl.*, vol. 53, no. 5, pp. 4613–4623, Sep. 2017.
- [55] S. Ceballos, J. Pou, E. Robles, I. Gabiola, J. Zaragoza, J. L. Villate, and D. Boroyevich, "Three-level converter topologies with switch breakdown fault-tolerance capability," *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 982–995, Mar. 2008.
- [56] A. B.-B. Abdelghani, H. B. Abdelghani, F. Richardeau, J. Blaquière, F. Mosser, and I. Slama-Belkhodja, "Versatile three-level FC-NPC converter with high fault-tolerance capabilities: Switch fault detection and isolation and safe postfault operation," *IEEE Trans. Ind. Electron.*, vol. 64, no. 8, pp. 6453–6464, Aug. 2017.
- [57] Z. Dou, F. Richardeau, E. Sarraute, V. Bley, J.-M. Blaquiere, C. Vella, and G. Gonthier, "PCB dual-switch fuse with energetic materials embedded: Application for new fail-safe and fault-tolerant converters," *Microelectron. Rel.*, vol. 52, nos. 9–10, pp. 2457–2464, Sep. 2012.
- [58] J. He, R. Katebi, N. Weise, N. A. O. Demerdash, and L. Wei, "A faulttolerant T-type multilevel inverter topology with increased overload capability and soft-switching characteristics," *IEEE Trans. Ind. Appl.*, vol. 53, no. 3, pp. 2826–2839, May 2017.
- [59] R. Katebi, J. He, and N. Weise, "An advanced three-level active neutralpoint-clamped converter with improved fault-tolerant capabilities," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6897–6909, Aug. 2018.
- [60] S. Kwak, "Four-leg-based fault-tolerant matrix converter schemes based on switching function and space vector methods," *IEEE Trans. Ind. Electron.*, vol. 59, no. 1, pp. 235–243, Jan. 2012.
- [61] A. Tajfar and S. K. Mazumder, "A fault-tolerant switching scheme for an isolated DC/AC matrix converter," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2798–2813, May 2015.
- [62] J. Nicolas-Apruzzese, S. Busquets-Monge, J. Bordonau, S. Alepuz, and A. Calle-Prado, "Analysis of the fault-tolerance capacity of the multilevel active-clamped converter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4773–4783, Nov. 2013.
- [63] Y. Yu, G. Konstantinou, B. Hredzak, and V. G. Agelidis, "Power balance optimization of cascaded H-bridge multilevel converters for large-scale photovoltaic integration," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1108–1120, Feb. 2016.
- [64] J. Rodriguez, P. W. Hammond, J. Pontt, R. Musalem, P. Lezana, and M. J. Escobar, "Operation of a medium-voltage drive under faulty conditions," *IEEE Trans. Ind. Electron.*, vol. 52, no. 4, pp. 1080–1085, Aug. 2005.
- [65] P. W. Hammond, "Enhancing the reliability of modular mediumvoltage drives," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 948–954, Oct. 2002.

- [66] P. Lezana and G. Ortiz, "Extended operation of cascade multicell converters under fault condition," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2697–2703, Jul. 2009.
- [67] N. Nguyen, T. T. Nguyen, and H. Lee, "A reduced switching loss PWM strategy to eliminate common-mode voltage in multilevel inverters," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5425–5438, Oct. 2015.
- [68] S. Ouni, M. R. Zolghadri, M. Khodabandeh, M. Shahbazi, J. Rodríguez, H. Oraee, P. Lezana, and A. U. Schmeisser, "Improvement of post-fault performance of a cascaded H-bridge multilevel inverter," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2779–2788, Apr. 2017.
- [69] M. Aleenejad, H. Mahmoudi, P. Moamaei, and R. Ahmadi, "A new fault-tolerant strategy based on a modified selective harmonic technique for three-phase multilevel converters with a single faulty cell," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 3141–3150, Apr. 2016.
- [70] M. Aleenejad, H. Mahmoudi, and R. Ahmadi, "Unbalanced space vector modulation with fundamental phase shift compensation for faulty multilevel converters," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7224–7233, Oct. 2016.
- [71] V. F. Pires, D. Foito, and A. Cordeiro, "Three-phase qZ-source inverter with fault tolerant capability," *IET Power Electron.*, vol. 10, no. 14, pp. 1852–1858, Nov. 2017.
- [72] M. Sahoo and S. Keerthipati, "Fault tolerant three-level boost inverter with reduced source and LC count," *IET Power Electron.*, vol. 11, no. 2, pp. 399–405, Feb. 2018.
- [73] D. Keshavarzi, T. Ghanbari, and E. Farjah, "A Z-source-based bidirectional DC circuit breaker with fault current limitation and interruption capabilities," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6813–6822, Sep. 2017.
- [74] M. M. Haji-Esmaeili, M. Naseri, H. Khoun-Jahan, and M. Abapour, "Fault-tolerant and reliable structure for a cascaded quasi-Z-source DC–DC converter," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6455–6467, Aug. 2017.
- [75] M. Aleenejad, H. Mahmoudi, and R. Ahmadi, "A fault-tolerant strategy based on fundamental phase-shift compensation for three-phase multilevel converters with quasi-Z-source networks with discontinuous input current," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7480–7488, Nov. 2016.
- [76] N. Mukherjee and D. Strickland, "Analysis and comparative study of different converter modes in modular second-life hybrid battery energy storage systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, no. 2, pp. 547–563, Jun. 2016.
- [77] M. Aleenejad and R. Ahmadi, "Fault-tolerant multilevel cascaded H-bridge inverter using impedance-sourced network," *IET Power Electron.*, vol. 9, no. 11, pp. 2186–2195, Sep. 2016.
- [78] V. Fernão Pires, A. Cordeiro, D. Foito, and J. F. Martins, "Quasi-Z-source inverter with a T-type converter in normal and failure mode," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7462–7470, Nov. 2016.
- [79] L. Maharjan, T. Yamagishi, H. Akagi, and J. Asakura, "Fault-tolerant operation of a battery-energy-storage system based on a multilevel cascade PWM converter with star configuration," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2386–2396, Sep. 2010.
- [80] C. Sun, J. Zhang, X. Cai, and G. Shi, "Analysis and arm voltage control of isolated modular multilevel DC–DC converter with asymmetric branch impedance," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 5978–5990, Aug. 2017.
- [81] J. Mei, Y. Ji, J. Tian, C. Huang, X. Lu, X. Du, Y. Xie, Q. Hu, and T. Ma, "Balancing control schemes for modular multilevel converters using virtual loop mapping with fault tolerance capabilities," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 38–48, Jan. 2016.
- [82] S. Debnath, J. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, "Operation, control, and applications of the modular multilevel converter: A review," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 37–53, Jan. 2015.
- [83] B. Li, Z. Xu, J. Ding, and D. Xu, "Fault-tolerant control of mediumvoltage modular multilevel converters with minimum performance degradation under submodule failures," *IEEE Access*, vol. 6, pp. 11772–11781, 2018.
- [84] S. P. Teeuwsen, "Modeling the trans bay cable project as voltage-sourced converter with modular multilevel converter design," in *Proc. IEEE Power Energy Soc. Gen. Meeting*, Jul. 2011, pp. 1–8.

- [85] J. Wang, H. Ma, and Z. Bai, "A submodule fault ride-through strategy for modular multilevel converters with nearest level modulation," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 1597–1608, Feb. 2018.
- [86] S. Shao, A. J. Watson, J. C. Clare, and P. W. Wheeler, "Robustness analysis and experimental validation of a fault detection and isolation method for the modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3794–3805, May 2016.
- [87] R. Picas, J. Zaragoza, J. Pou, and S. Ceballos, "Reliable modular multilevel converter fault detection with redundant voltage sensor," *IEEE Trans. Power Electron.*, vol. 32, no. 1, pp. 39–51, Jan. 2017.
- [88] C. Chen, G. P. Adam, S. Finney, J. Fletcher, and B. Williams, "H-bridge modular multi-level converter: Control strategy for improved DC fault ride-through capability without converter blocking," *IET Power Electron.*, vol. 8, no. 10, pp. 1996–2008, Oct. 2015.
- [89] S. Shao, P. W. Wheeler, J. C. Clare, and A. J. Watson, "Fault detection for modular multilevel converters based on sliding mode observer," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4867–4872, Nov. 2013.
- [90] Military Handbook (MIL-HDBK-217F), Arlington County, VA, USA, Dec. 1991, pp. 4846–4856, vol. 64, no. 6.
- [91] B. Li, S. Shi, B. Wang, G. Wang, W. Wang, and D. Xu, "Fault diagnosis and tolerant control of single IGBT open-circuit failure in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 31, no. 4, pp. 3165–3176, Apr. 2016.
- [92] J. Pou, S. Ceballos, G. Konstantinou, V. G. Agelidis, R. Picas, and J. Zaragoza, "Circulating current injection methods based on instantaneous information for the modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 777–788, Feb. 2015.
- [93] Z. Wang, A. Zhang, H. Zhang, and Z. Ren, "Control strategy for modular multilevel converters with redundant sub-modules using energy reallocation," *IEEE Trans. Power Del.*, vol. 32, no. 3, pp. 1556–1564, Jun. 2017.
- [94] R. Darus, J. Pou, G. Konstantinou, S. Ceballos, R. Picas, and V. G. Agelidis, "A modified voltage balancing algorithm for the modular multilevel converter: Evaluation for staircase and phase-disposition PWM," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4119–4127, Aug. 2015.
- [95] K. Li, L. Yuan, Z. Zhao, S. Lu, and Y. Zhang, "Fault-tolerant control of MMC with hot reserved submodules based on carrier phase shift modulation," *IEEE Trans. Power Electron.*, vol. 32, no. 9, pp. 6778–6791, Sep. 2017.
- [96] A. Ghazanfari and Y. A. I. Mohamed, "A resilient framework for faulttolerant operation of modular multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2669–2678, May 2016.
- [97] F. H. Khan and L. M. Tolbert, "A multilevel modular capacitorclamped DC–DC converter," *IEEE Trans. Ind. Appl.*, vol. 43, no. 6, pp. 1628–1638, Nov./Dec. 2007.
- [98] F. H. Khan and L. M. Tolbert, "5 kW multilevel DC–DC converter for hybrid electric and fuel cell automotive applications," in *Proc. IEEE Ind. Appl. Annu. Meeting (IAS)*, Sep. 2007, pp. 628–635.
- [99] F. H. Khan and L. M. Tolbert, "Multiple-load–source integration in a multilevel modular capacitor-clamped DC–DC converter featuring fault tolerant capability," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 14–24, Jan. 2009.
- [100] F. Deng, R. Zhu, D. Liu, Y. Wang, H. Wang, Z. Chen, and M. Cheng, "Protection scheme for modular multilevel converters under diode open-circuit faults," *IEEE Trans. Power Electron.*, vol. 33, no. 4, pp. 2866–2877, Apr. 2018.
- [101] B. Mirafzal, "Survey of fault-tolerance techniques for three-phase voltage source inverters," *IEEE Trans. Ind. Electron.*, vol. 61, no. 10, pp. 5192–5202, Oct. 2014.
- [102] P. W. Hammond, "A new approach to enhance power quality for medium voltage AC drives," *IEEE Trans. Ind. Appl.*, vol. 33, no. 1, pp. 202–208, Jan. 1997.
- [103] B. Xiao, L. Hang, J. Mei, C. Riley, L. M. Tolbert, and B. Ozpineci, "Modular cascaded H-bridge multilevel PV inverter with distributed MPPT for grid-connected applications," *IEEE Trans. Ind. Appl.*, vol. 51, no. 2, pp. 1722–1731, Mar. 2015.
- [104] Y. Yu, G. Konstantinou, B. Hredzak, and V. G. Agelidis, "Operation of cascaded H-bridge multilevel converters for large-scale photovoltaic power plants under bridge failures," *IEEE Trans. Ind. Electron.*, vol. 62, no. 11, pp. 7228–7236, Nov. 2015.
- [105] Y. Neyshabouri and H. Iman-Eini, "A new fault-tolerant strategy for a cascaded H-bridge based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 65, no. 8, pp. 6436–6445, Aug. 2018.

- [107] K. Kandasamy, M. Vilathgamuwa, and K. J. Tseng, "Inter-module stateof-charge balancing and fault-tolerant operation of cascaded H-bridge converter using multi-dimensional modulation for electric vehicle application," *IET Power Electron.*, vol. 8, no. 10, pp. 1912–1919, Oct. 2015.
- [108] L. Sun, Z. Wu, F. Xiao, X. Cai, and S. Wang, "Suppression of real power back flow of nonregenerative cascaded H-bridge inverters operating under faulty conditions," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 5161–5175, Jul. 2016.
- [109] H. Salimian and H. Iman-Eini, "Fault-tolerant operation of three-phase cascaded H-bridge converters using an auxiliary module," *IEEE Trans. Ind. Electron.*, vol. 64, no. 2, pp. 1018–1027, Feb. 2017.
- [110] V. F. Pires, D. Foito, and J. F. Silva, "Fault-tolerant multilevel topology based on three-phase H-bridge inverters for open-end winding induction motor drives," *IEEE Trans. Energy Convers.*, vol. 32, no. 3, pp. 895–902, Sep. 2017.
- [111] F. Carnielutti, C. Rech, and H. Pinheiro, "Space vector modulation for cascaded asymmetrical multilevel converters under fault conditions," *IEEE Trans. Ind. Appl.*, vol. 51, no. 1, pp. 344–352, Jan. 2015.
- [112] F. Carnielutti and H. Pinheiro, "Algorithm for on-line definition of switching sequences for space vector modulation of asymmetrical cascaded multilevel converters," in *Proc. 40th Annu. Conf. IEEE Ind. Electron. Soc. (IECON)*, Oct. 2014, pp. 4554–4560.
- [113] F. Carnielutti and H. Pinheiro, "Hybrid modulation strategy for asymmetrical cascaded multilevel converters under normal and fault conditions," *IEEE Trans. Ind. Electron.*, vol. 63, no. 1, pp. 92–101, Jan. 2016.
- [114] F. Carnielutti and H. Pinheiro, "Extending the operation of asymmetrical cascaded multilevel converters under fault conditions on the converter power cells," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 1853–1862, Mar. 2017.



**SHIVAM PRAKASH GAUTAM** (Member, IEEE) received the M.Tech. and Ph.D. degrees in electrical engineering from the National Institute of Technology, Raipur, India, in 2013 and 2017, respectively.

He was a Postdoctoral Fellow with the Indian Institute of Technology, Bombay, India, from 2017 to 2019. From 2019 to 2022, he was an Assistant Professor with the Kalinga Institute of Industrial Technology, Bhubaneswar, India.

Currently, he is an Associate Professor with the Vellore Institute of Technology, Vellore, India. His current research interests include power electronic converters and their applications.

Dr. Gautam received the POSOCO Power System Award, in 2014, for his research work in master's degree, and the Best Paper Award for the *IET Power Electronics* journal, in 2019.



**MANIK JALHOTRA** received the Ph.D. degree in power electronics from NIT Raipur. He is currently a Senior Associate Engineer with Caterpillar India Engineering Solutions Pvt. Ltd. Prior to Caterpillar, he was a Simulation Modeling Engineer with Opal-RT (rt) Technologies, where he worked on creating power system libraries for proprietary software. He holds a patents in multi-level inverters. His current research interests include the electrification of off-road machine and stationary

products. He received the Young Scientist Award.



**LALIT KUMAR SAHU** (Senior Member, IEEE) received the M.Tech. degree in electrical drives and the Ph.D. degree in electrical engineering from the Maulana Azad National Institute of Technology, Bhopal, India, in 2010 and 2016, respectively.

He is currently an Assistant Professor with the Department of Electrical Engineering, National Institute of Technology, Raipur, India. His current research interests include power electronic converters, electrical drives, electric and hybrid elec-

tric vehicular systems, and renewable and hybrid energy systems.



**KRISHNA KUMAR GUPTA** (Member, IEEE) received the B.Tech. degree in electrical engineering, the M.Tech. degree in power systems, and the Ph.D. degree in electrical engineering from the Maulana Azad National Institute of Technology, Bhopal, India, in 2005, 2007, and 2014, respectively. He is currently with the Department of Electrical and Instrumentation Engineering, Thapar Institute of Engineering and Technology, Patiala, India. He has coauthored two books *Multilevel* 

*Inverters* (Academic Press, Elsevier) and *Modeling and Control of Power Electronics Converter System for Power Quality Improvements* (Academic Press, Elsevier). He is an inventor of cross-connected sources-based multilevel inverter and holds a patent on it. His current research interests include power electronics for renewable energy, multilevel inverters, and electric vehicle charging. He was a recipient of the Young Scientist Award conferred upon by the Government of M.P., India, in 2015, and the Confederation of Indian Industry for his contribution in teaching.

...



**MANO RANJAN KUMAR** received the M.E. degree from the Birla Institute of Technology, Mesra, in 2012, and the Ph.D. degree from the National Institute of Technology, Raipur, in 2018.

He is currently an Assistant Professor with the School of Electronics Engineering, Kalinga Institute of Industrial Technology, Bhubaneswar, India. His current research interests include energy storage, ultracapacitor modeling, fractional-order system modeling, and optimization techniques.