

Received 16 May 2023, accepted 28 May 2023, date of publication 13 June 2023, date of current version 21 June 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3285614

RESEARCH ARTICLE

Influence of Hole Current Crowding on Snapback Breakdown in Multi-Finger MOSFETs

SIYOUN L[E](https://orcid.org/0000-0001-8383-4913)E^{®1}, (Graduate Student Me[mbe](https://orcid.org/0000-0002-5515-2912)r, IEEE), SEONG-YEON KIM², HAESOON OH², JAESUNG SIM², AND WOO YOUNG CHOI^{O3}, (Senior Member, IEEE)

¹Department of Electronic Engineering, Sogang University, Seoul 04107, Republic of Korea

²Department of NAND Development, SK Hynix Inc., Cheongju 28429, Republic of Korea

³Department of Electrical and Computer Engineering and Inter-university Semiconductor Research Center (ISRC), Seoul National University, Seoul 08826, Republic of Korea

Corresponding author: Woo Young Choi (wooyoung@snu.ac.kr)

This work was supported in part by SK Hynix Inc., in part by the National Research Foundation (NRF) of South Korea funded by the Ministry of Science and ICT (MSIT) (Intelligent Semiconductor Technology Development Program) under Grant NRF-2021M3F3A2A01037927 and Grant NRF-2022M3F3A2A01073944, in part by the NRF of South Korea funded by the MSIT (Processing-in-memory (PIM) Semiconductor Technology Development Program) under Grant NRF-2022M3I7A1078544, and in part by the NRF of South Korea funded by the MSIT (Mid-Career Researcher Program) under Grant NRF-2021R1A2C1007931.

ABSTRACT The snapback breakdown behavior of multi-finger MOSFETs was investigated using a device simulation. It is shown that snapback breakdown voltage (SNBV) varies depending on the source/drain configuration, even with the same two-finger structure. This results from the hole current crowding below the shared source, which further increases forward biasing at the source-substrate junction and eventually leads to premature activation of the parasitic bipolar junction transistor (BJT). Double-pocket implantation successfully suppresses the hole current crowding and also achieves higher SNBV for two-finger MOSFET.

INDEX TERMS Snapback breakdown, impact ionization, parasitic bipolar junction transistor (BJT), pocket implantation, multi-finger MOSFET.

I. INTRODUCTION

The application of high-voltage MOSFETs has expanded considerably in recent years, and breakdown voltage has become a more important parameter. It determines the highest allowable voltage and restricts the power-handling capability of discrete MOSFET devices. Furthermore, the breakdown voltage determines the circuit reliability of nonvolatile memories where the peripheral circuit is exposed to high voltage stress [\[1\]. Es](#page-4-0)pecially in the case of NAND flash memory, high voltage for the program and erase operation causes thermal damage to the peripheral circuit, leading to an entire defective bit line or word line. Therefore, an accurate understanding of the breakdown behavior is required for MOSFET device design and circuit reliability evaluation.

The underlying physics of breakdown in MOSFETs is now quite clear thanks to previous pioneering research [\[2\], \[](#page-4-1)[3\],](#page-4-2) [\[4\], \[](#page-4-3)[5\], \[](#page-4-4)[6\]. T](#page-4-5)he avalanche breakdown, mainly observed in long-channel MOSFETs, originates from the impact

The associate editor coordinating the review of this manuscript and approving it for publication was Wen-Sheng Zhao^D[.](https://orcid.org/0000-0002-2507-5776)

ionization occurring in the high-field region around the drain [\[2\]. In](#page-4-1) avalanche breakdown, the multiplication factor and channel current are sufficiently large to ignore the substrate current feedback, so the abrupt increase in current is dominated by the secondary electrons being swept into the drain [\[3\]. In](#page-4-2) contrast, snapback breakdown, induced by impact ionization and parasitic bipolar junction transistor (BJT), generally occurs in short-channel MOSFETs [\[4\]. Th](#page-4-3)e secondary holes drift into the substrate, causing a voltage drop. Then, the source-substrate junction becomes forwardbiased, and the parasitic BJT emerges, as depicted in Fig. [1a.](#page-1-0) The voltage drop (V_{sup}) can be expressed as the product of the hole current flowing through the substrate (*I*sub) and the substrate resistance (R_{sub}) . When V_{sub} reaches approximately 0.7 V, the parasitic BJT is completely turned on, and the electrons from the source are no longer confined to the channel but move through the substrate to the drain [\[5\]. Th](#page-4-4)us, the drain current increases sharply, resulting in serious thermal failures such as melted packages or fused bonding wires. As the negative influence of parasitic BJTs on MOSFETs becomes stronger with decreasing channel length [\[6\], s](#page-4-5)napback

FIGURE 1. (a) Schematic diagram of an n-channel MOSFET. (b) Output curve of the simulated MOSFET with the snapback region.

FIGURE 2. Simulated two-finger MOSFETs: (a) shared drain structure and (b) shared source structure.

breakdown is considered one of the major failure mechanisms of short-channel MOSFETs. Although snapback breakdown has been analytically and numerically studied [\[7\], \[](#page-4-6)[8\], \[](#page-4-7)[9\], \[](#page-4-8)[10\] a](#page-4-9)t the single-device level, to the best of our knowledge, few studies have been performed on the snapback breakdown behavior of multi-finger MOSFETs.

In this study, the snapback breakdown behavior of multi-finger MOSFETs was investigated using a device simulation. Based on the simulation results, pocket implantation was introduced, and its effect on snapback breakdown was evaluated as a function of the pocket location.

II. SIMULATION ENVIRONMENT

A technology computer-aided design (TCAD) simulation was performed using a commercial device simulator [\[11\].](#page-4-10) Fig. [1b](#page-1-0) represents an exemplary simulated output curve of an n-channel 200 nm MOSFET. The drain current does not simply rise with the drain voltage (V_D) , but folds at a certain point. A current source was forced at the drain to obtain this snapback region $[12]$. The snapback breakdown voltage (SNBV) value is extracted at the V_D where the output curve first folds. For device physics, Philips unified mobility, van Overstraeten impact ionization, Shockley-Read-Hall recombination and Fermi-Dirac distribution were used. Particularly, a thermodynamic model was applied to include the self-heating effect and secondary breakdown.

Fig. [2](#page-1-1) shows two simulated two-finger MOSFETs. The first is called the shared drain structure, in which the drain is located between the two sources. The second is called the shared source structure, where the source is located between the two drains. Except for the source/drain configuration, all the other parameters were the same in both cases. The detailed

TABLE 1. Summarized device parameters of the two-finger MOSFETs.

FIGURE 3. (a) Extracted SNBV as a function of V**G**. (b) Output curves of the two-finger MOSFETs representing the SNBV difference.

device parameters are listed in Table [1.](#page-1-2) Although the substrate thickness is $6 \mu m$, all figures in this study show only the upper 3μ m area of the substrate to focus on the hole current behavior near the channel. We fixed the source and substrate voltages at 0 V throughout this study.

III. SNBV DIFFERENCE IN MULTI-FINGER MOSFET

Fig. [3a](#page-1-3) shows the simulated SNBV of the two-finger MOS-FETs under various gate voltage (V_G) conditions. Regardless of V_G , the shared source structure always has a lower SNBV than the shared drain structure. A detailed discussion is presented in Fig. $3b$. When V_G was fixed at 2 V, there was no difference between the output curves of the shared drain and source structure up to the saturation region. However, in the avalanche region, the shared source structure shows a more abrupt increase in current compared to the shared drain structure. Thus, snapback breakdown occurs at V_D of 14.0 V in the shared source structure, whereas at V_D of 14.4 V in the shared drain structure. The SNBV difference between the two structures results from the hole current crowding effect, which is observed only in the shared source structure. Fig. [4](#page-2-0) compares the hole current densities of the shared drain and source structure under the same bias conditions. As previously mentioned, the holes generated by impact ionization move toward the substrate. In this process, owing to the high potential at the drain, holes tend to move first toward the source with relatively low potential and then to the substrate. Accordingly, holes are dispersed on both sides of the substrate in the shared drain structure.

In contrast, in the shared source structure, holes are collected in the middle of the substrate, which is called ''hole current crowding.'' The hole current crowding raises the

FIGURE 4. Hole current density in the (a) shared drain and (b) source structure at $V_G = 2$ V, $V_D = 13$ V.

FIGURE 5. Electrostatic potential in the (a) shared drain and (b) source structure at $V_G = 2$ V, $V_D = 13$ V (X = 0 \sim 5 μ m, Y = 0 \sim 3 μ m).

voltage drop across the substrate and develops a high-potential region below the source. As shown in Fig. [5,](#page-2-1) the shared source structure exhibited a higher substrate potential than the shared drain structure, even with the same bias conditions. It means that the potential barrier of the source-substrate junction significantly decreases in the case of the shared source structure, and the parasitic BJT can be easily turned on. It should be noted that hole current crowding is a positive feedback process in which the reduced potential barrier of the source-substrate junction enhances the bipolar current and contributes to additional impact ionization.

Consequently, the SNBV difference between the two structures originates from the hole current crowding, which induces premature activation of the parasitic BJT. Therefore, when a voltage corresponding to the SNBV difference region $(14.0 \text{ V} \le V_D \le 14.4 \text{ V})$ is applied to the drain, the shared drain structure operates normally, but a large current with high heat arises in the shared source structure. As shown in Fig. [6,](#page-2-2) the maximum temperature within the shared source structure at the holding voltage jumps from 306 K to 786 K when the parasitic BJT is turned on. This high heat causes thermal damage as well as secondary breakdown, leading to catastrophic failure. Thus, for the same operation of the two structures, the SNBV difference should be reduced as much as possible.

IV. POCKET IMPLANTATION METHOD

To alleviate the SNBV difference, the SNBV should be reduced in the shared drain structure or improved in the shared source structure. However, as the SNBV decreases, the safe operating area of multi-finger MOSFET decreases, so it is desirable to boost the SNBV in the shared source structure. Pocket implantation can be considered a simple

FIGURE 6. Output curves of the shared source structure. Also, the lattice temperature in the shared source structure is shown when the parasitic BJT is (a) turned off and (b) turned on.

and effective solution [\[13\], \[](#page-4-12)[14\]. I](#page-4-13)f lightly-doped drain (LDD) masks are used in the process, pocket implantation can be performed without additional photolithography. For quantitative analysis, the substrate area was divided into two groups of mesh regions, as shown in Fig. [7.](#page-3-0) The square's dimensions are 0.2 μ m × 0.2 μ m. It is assumed that circular pockets with p-type doping concentration of 10^{20} cm⁻³ are inscribed in the squares. The pocket location is described by the $X' - Y'$ coordinates. All simulation results for pocket implantation are obtained at $V_G = 2$ V, and $V_D = 13$ V.

Fig. [8a](#page-3-1) shows the simulated SNBV of the two-finger MOSFETs as a function of the pocket location. The empty symbol represents the shared drain structure, whereas the filled symbol represents the shared source structure. In both structures, SNBV exhibits non-monotonicity as the pocket implantation gradually approaches from source to drain. The SNBV increased by \sim 2.2 % when the pockets were located in the middle of the source and drain region ($3 \leq X' \leq 4$ and $1 \leq Y' \leq 2$). This is because the highly doped pockets in the substrate current path effectively reduce the substrate resistance. As represented in Fig. [9a,](#page-3-2) the middle region corresponds exactly to the hole current path in the shared source structure. Thus, the voltage drop across the substrate decreases, and the parasitic BJT behavior is suppressed. As the shared drain and source structure are completely consistent with the X' coordinate, the same analysis can be applied to the shared drain structure.

When the pockets are located near the drain region $(7 \le X' \le 9$ and $1 \le Y' \le 3$), the SNBV's of both structures increase again. This is because the pockets close to the drain can spread the generated holes throughout the substrate.

FIGURE 7. Pocket locations represented by X' – Y' coordinates in the (a) shared drain and (b) source structure.

FIGURE 8. (a) Extracted SNBV of the shared drain (empty symbol) and source structure (filled symbol). (b) SNBV difference between the two structures as a function of the pocket location.

FIGURE 9. Hole current density in the shared source structure (a) without pocket implantation and (b) with pocket implantation.

The amount of hole current flowing into the substrate contact is maintained regardless of the pocket implantation. However, the maximum voltage drop decreases due to the distributed hole current. Moreover, the hole current crowding effect is suppressed as the holes are dispersed in the shared source structure. Fig. [9b](#page-3-2) shows the hole current density in the shared source structure when the pockets are located at $X' = 9$ and $Y' = 1$. Compared with Fig. [9a](#page-3-2) without the pockets, it is observed that the hole current crowding disappears. Fig. [8b](#page-3-1) shows the SNBV difference between the shared drain and source structure with varying pocket locations. The SNBV difference decreases as the pockets approached the drain. This means that the closer the pockets are to the drain, the more effectively the holes are dispersed. The SNBV difference becomes minimal when the pockets are located at $8 \leq X' \leq$ 9, $1 \le Y' \le 2$, resulting in approximately 55 % lower SNBV difference. It should be noted that the pocket implantation effect on SNBV difference can be enhanced as the pockets are located closer to the drain, but if the pockets are too close to the drain, a large electric field can occur and the SNBV will decrease significantly.

FIGURE 10. Double-pocket (DP) implantation for the two-finger MOSFET and the output curves representing DP implantation effect on SNBV.

FIGURE 11. Double-pocket implantation effect on SNBV difference as a function of (a) doping concentration, (b) gate oxide thickness, and (c) substrate thickness.

To improve SNBV and SNBV difference characteristics simultaneously, double-pocket implantation was proposed. As shown in Fig. [10,](#page-3-3) the elliptical pockets were formed between the source and drain. This pocket shape not only covers both optimal regions mentioned above $(3 \le X' \le$ 4, $1 \leq Y' \leq 2$ and $8 \leq X' \leq 9$, $1 \leq Y' \leq 2$), but also reduces manufacturing difficulty due to its symmetric location concerning the source and drain. Consequently, the SNBV increased by 3.6 % while the SNBV difference decreased by 78 % compared to the case without pocket implantation. This means that double-pocket implantation successfully suppresses hole current crowding and simultaneously reduces substrate resistance. It is also noteworthy that the effect of double-pocket implantation, as shown in Fig. [11,](#page-3-4) is insensitive to device parameters which directly control the current size such as source/drain doping concentration and gate oxide thickness. However, the SNBV difference decreases to 6 µm and then saturates in terms of substrate thickness. As the hole current is completely drained when it reaches the substrate contact, it can be inferred that the influence of the substrate contact on the hole current distribution within the substrate is minimized when substrate thickness is sufficient.

V. CONCLUSION

The SNBV difference in multi-finger MOSFETs according to the source/drain configuration was investigated for the first time. In the shared source structure, holes generated by impact ionization are collected below the source, causing hole current crowding and reducing the SNBV. Depending on the pocket location, SNBV difference can be reduced or SNBV can be enhanced. When double-pocket implantation was applied, the two-finger MOSFET exhibited 78 % lower SNBV difference with a 3.6 % higher SNBV than the case without pocket implantation.

REFERENCES

- [\[1\] O](#page-0-0). Ginez, J. M. Portal, and H. Aziza, ''Reliability issues in flash memories: An on-line diagnosis and repair scheme for word line drivers,'' in *Proc. Int. Workshop Mixed-Signals, Sensors, Syst. Test, Workshop*, 2008, pp. 1–6.
- [\[2\] W](#page-0-1). W. Lattin and J. L. Rutledge, ''Impact ionization current in MOS devices,'' *Solid-State Electron.*, vol. 16, no. 9, pp. 1043–1046, Sep. 1973.
- [\[3\] H](#page-0-2). Wong, ''A physically-based MOS transistor avalanche breakdown model,'' *IEEE Trans. Electron Devices*, vol. 42, no. 12, pp. 2197–2202, Dec. 1995.
- [\[4\] A](#page-0-3). Amerasekera, S. Ramaswamy, M.-C. Chang, and C. Duvvury, ''Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations,'' in *Proc. Int. Rel. Phys. Symp.*, May 1996, pp. 318–326.
- [\[5\] P](#page-0-4). Rossel, H. Tranduc, D. Montcoqut, G. Charitat, and I. Pages, ''Avalanche characteristics of MOS transistors,'' in *Proc. 21st Int. Conf. Microelectron. Proc.*, 1997, pp. 371–381.
- [\[6\] E](#page-0-5). Sun, J. Moll, J. Berger, and B. Alders, ''Breakdown mechanism in shortchannel MOS transistors,'' in *IEDM Tech. Dig.*, Dec. 1978, pp. 478–482.
- [\[7\] T](#page-1-4). Toyabe, K. Yamaguchi, S. Asai, and M. S. Mock, ''A numerical model of avalanche breakdown in MOSFET's,'' *IEEE Trans. Electron Devices*, vol. ED-25, no. 7, pp. 825–832, Jul. 1978.
- [\[8\] F](#page-1-5).-C. Hsu, P.-K. Ko, S. Tam, C. Hu, and R. S. Müller, ''An analytical breakdown model for short-channel MOSFET's,'' *IEEE Trans. Electron Devices*, vol. ED-29, no. 11, pp. 1735–1740, Nov. 1982.
- [\[9\] A](#page-1-6). Schütz, S. Selberherr, and H. W. Pötzl, ''A two-dimensional model of the avalanche effects in MOS transistors,'' *Solid-State Electron.*, vol. 25, no. 3, pp. 177–183, Mar. 1982.
- [\[10\]](#page-1-7) W. Müller, L. Risch, and A. Schutz, ''Short-channel MOS transistors in the avalanche-multiplication regime,'' *IEEE Trans. Electron Devices*, vol. ED-29, no. 11, pp. 1778–1784, Nov. 1982.
- [\[11\]](#page-1-8) *Sentaurus Device User Guide Version: P-2019.03*, Synopsys, Mountain View, CA, USA, 2013.
- [\[12\]](#page-1-9) A. Amerasekera and J. A. Seitchik, "Electrothermal behavior of deep submicron nMOS transistors under high current snapback (ESD/EOS) conditions,'' in *IEDM Tech. Dig.*, Dec. 1994, pp. 455–458.
- [\[13\]](#page-2-3) G. Nicholas, B. De Jaeger, D. P. Brunco, P. Zimmerman, G. Eneman, K. Martens, M. Meuris, and M. M. Heyns, ''High-performance deep submicron Ge pMOSFETs with halo implants,'' *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2503–2511, Sep. 2007.
- [\[14\]](#page-2-4) D. G. Borse, M. Rani KN, N. K. Jha, A. N. Chandorkar, J. Vasi, V. R. Rao, B. Cheng, and J. C. S. Woo, ''Optimization and realization of sub-100-nm channel length single halo p-MOSFETs,'' *IEEE Trans. Electron Devices*, vol. 49, no. 6, pp. 1077–1079, Jun. 2002.

SIYOUN LEE (Graduate Student Member, IEEE) was born in Seoul, South Korea, in 1995. He received the B.S. degree in electronics and electrical engineering from Dankook University, Yongin, South Korea, in 2021. He is currently pursuing the M.S. degree with the Department of Electronic Engineering, Sogang University, Seoul. His current research interests include high-voltage MOSFETs and memory devices.

SEONG-YEON KIM received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2003, 2005, and 2020, respectively. Since 2005, he has been with the Department of NAND Development, SK Hynix Inc., Cheongju, South Korea. His main research interest includes characterization and measurement of transistors in 3-D NAND flash devices.

HAESOON OH received the B.S. degree in electrical and electronics engineering from Chungbuk University, in 2001. In 2001, she joined the Future Technology Research and Development Center, SK Hynix Inc., Icheon, Republic of Korea, where she had worked in DRAM and device engineering. She has been with the NAND Flash Development Center, SK Hynix Inc., Cheongju, Republic of Korea, since 2012.

JAESUNG SIM received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Seoul National University, Seoul, South Korea, in 1998, 2000, and 2005, respectively. From 2005 to 2015, he was with the Semiconductor Research and Development Center, Samsung Electronics Company, Hwaseong-si, South Korea. In 2017, he joined SK Hynix Inc., Icheon-si, South Korea, where he has been with the NAND Flash Development Center, as a Research Fellow VP, since 2019.

WOO YOUNG CHOI (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Seoul National University, Seoul, South Korea, in 2000, 2002, and 2006, respectively. From 2006 to 2008, he held a postdoctoral position with the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA. From 2008 to 2022, he had been a Faculty Member with Sogang Uni-

versity, Seoul, where he was a Professor with the Department of Electronic Engineering. Since 2022, he has been a Faculty Member with Seoul National University, where he is currently an Associate Professor with the Department of Electrical and Computer Engineering. He has authored or coauthored more than 300 papers in international journals and conference proceedings. He holds more than 50 Korean/U.S. patents. His current research interests include fabrication, modeling, characterization, and measurement of CMOS logic/analog devices, emerging devices, memory devices, and brain-inspired computing devices.