Aultidisciplinary : Rapid Review : Open Access Journa

Received 15 April 2023, accepted 14 May 2023, date of publication 30 May 2023, date of current version 7 June 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3281358



# Effects of Interface States on Electrical Characteristics of Feedback Field-Effect Transistors

# JUHEE JEON<sup>®</sup>, KYOUNGAH CHO<sup>®</sup>, AND SANGSIG KIM<sup>®</sup>

Department of Electrical Engineering, Korea University, Seongbuk-gu, Seoul 02841, Republic of Korea

Corresponding author: Sangsig Kim (sangsig@korea.ac.kr)

This work was supported in part by the National Research Foundation of Korea (NRF) grant funded by the Ministry of Science and ICT (MSIT) under Grant 2020R1A2C3004538 and Grant 2022M3I7A3046571, and in part by the Brain Korea 21 Plus Project and Samsung Electronics under Grant IO201223-08257-01.

**ABSTRACT** In this study, we examine the effect of interface trap states on the electrical characteristics of single-gated feedback field-effect transistors (FBFETs) using a commercially available computer-aided design simulation package. Interface trap states exist between the channels and the oxide layers, and these trap states act as acceptor-like trap states in regions of higher energy than the intrinsic Fermi energy ( $E_i$ ) and as donor-like trap states in regions of lower energy than  $E_i$  in the energy band. The density distribution peaks at  $E_i + 0.28$  eV for the acceptor-like trap states and at  $E_i - 0.28$  eV for the donor-like trap states. The occupation mechanism of these trap states is analyzed by the density of the interface states and trapped charges, the energy band diagram, and the current-voltage curves. In n-channel (p-channel) FBFETs, the latch-up voltage varies by approximately 0.01 V as the acceptor-like (donor-like) trap states increase, whereas the effect of the donor-like (acceptor-like) trap states is negligible. Moreover, the FBFETs exhibit an operating speed of 4 ns and retention time of 900 s during a memory operation, despite the existence of the interface states.

**INDEX TERMS** Positive feedback mechanism, memory, interface state, trap, FBFET.

# I. INTRODUCTION

Feedback field-effect transistors (FBFETs) have attracted considerable attention as promising memory devices owing to their near-zero subthreshold swings, high on/off-current ratios ( $\sim 10^{10}$ ), bistable I–V characteristics [1], [2], [3], [4], nondestructive read capability, and long retention time [5]. Recently, various types of memory devices based on FBFETs, such as static random-access memory [6], quasi-nonvolatile memory [5], and one-transistor dynamic random-access memory [7], [8], have been proposed. FBFETs distinguish the memory states as the supply voltage above  $\sim 0.5$  V is applied, and the supply voltage is acceptable for their real applications as memory devices [22]. However, to ensure their acceptance as practical memory devices, the reliability of FBFETs has to be assured. Moreover, during the downscaling of the feature size, the device fabrication processes raise the

The associate editor coordinating the review of this manuscript and approving it for publication was Baker Mohammad<sup>D</sup>.

interface states, that is, surface states or interface trap charges, and these states and charges eventually degrade the device performance [9], [10], [11]. In particular, the interface state density changes sensitively with variations in the fabrication processes, which causes device variability [12], [13], [14].

In this study, we analyzed the variation in the electrical characteristics of single-gated FBFETs owing to the interface states between the channels and gate oxide layers. Both acceptor-like (negatively charged when occupied) and donorlike (positively charged when occupied) trap states were explored in this simulation. In addition, transient simulations were performed by technology computer-aided design (TCAD) simulation to estimate the memory operation of FBFETs with these interface states.

## **II. DEVICE STRUCTURE AND SIMULATION METHOD**

Figures 1(a) and (b) show the schematic of the n-channel FBFET (n-FBFET) and p-channel FBFET (p-FBFET). The dimensional parameters and doping concentrations were



**FIGURE 1.** Schematic of single-gated (a) n- and (b) p-FBFETs with interface states between gated channels and gate oxide layers. (c) Acceptor- and donor-like trap states in the energy band. (d) The density of acceptor- and donor-like trap states distributions as a function of energy. D<sub>itA</sub> (D<sub>itD</sub>) represents the peak density of the acceptor-like (donor-like) trap states.



FIGURE 2. Transfer curves of (a) n- and (b) p-FBFETs. Energy band diagrams of (c) n-FBFET at a  $V_{GS}$  of 0.6 V and (d) p-FBFET at a  $V_{GS}$  of -0.35 V.

identical for both n- and p-FBFETs. The channel length  $(L_{CH})$ , silicon channel thickness  $(t_{Si})$ , and SiO<sub>2</sub> gate-oxide thickness  $(t_{ox})$  were 100, 20, and 5 nm, respectively. The gated channel length  $(L_G)$  and non-gated length  $(L_{NG})$  were 1/2  $L_{CH}$ .

The doping concentration of the p-doped drain and n-doped source regions was  $1 \times 10^{19}$  cm<sup>-3</sup>, and the channel regions were n- and p-doped with a doping concentration of  $5 \times 10^{18}$  cm<sup>-3</sup>. The work functions of the gate metal for the n- and p-FBFETs were 4.5 and 4.0 eV, respectively.

Interface states were assumed to exist between the gated silicon channels and the gate silicon oxide layers. The interface states act as acceptor-like trap states in regions of higher energy than the intrinsic Fermi energy  $(E_i)$  and as donor-like trap states in regions of lower energy than  $E_i$  in the energy band (figure 1(c)). In figure 1(d), the density distributions of the acceptor- and donor-like trap state distributions are depicted as a function of energy using Gaussian-like profiles. The density distribution peaked at  $E_i + 0.28$  eV for the acceptor-like trap states and at  $E_i - 0.28$  eV for the donor-like trap states. The neutral traps are charged owing to the band bending, and the trapped charge density varies with the energy level of the interface trap states. The energy level of the interface trap states influences the trapped charge density. As the distribution of the interface trap states is shifted toward  $E_i$ , the trapped charge density increases. The increase in the trapped charge density influences the potential barriers in the gated and non-gated channel regions and thereby the device performance. In contrast, when the distribution of the interface trap states is shifted toward  $E_{\rm c}$  or  $E_{\rm v}$ , the interface states do not substantially influence the device performance. Thus, for the realistic simulation, the highest densities of the acceptor-like trap states  $(D_{itA})$  and donor-like trap states  $(D_{itD})$  were obtained from published experimental data [15].

The simulation was performed with a two-dimensional structure using a commercial device simulator, Synopsys Sentaurus (O\_2018.06) [16]. The Lombardi, Philips unified mobility and high-field saturation models were used to consider the doping and field dependences of the carrier mobility. Fermi statistics was applied to perform an accurate simulation. Bandgap narrowing (Slotboom model), Shockley–Read–Hall (SRH) recombination with concentration-dependent lifetimes, and surface SRH recombination were considered for the interface, Auger recombination, and nonlocal path band-to-band tunneling. Furthermore, an area factor of 20 nm was specified in the simulation to determine device width.

## **III. RESULTS AND DISCUSSION**

#### A. OPERATING PRINCIPLE OF FBFETs

Figure 2 shows the transfer curves with the open memory windows and energy band diagrams of the n- and p-FBFETs at a drain-to-source voltage ( $V_{DS}$ ) of 1.0 V. For the n-FBFET in the off-state, two potential barriers in the channel region blocked the charge carrier injection (figures 2(a) and (c)). As the gate-to-source voltage ( $V_{GS}$ ) was swept from -1.0 to 1.0 V, electrons were injected from the source region into the non-gated channel region owing to the lowering of the height of the potential barrier in the gated channel region. Subsequently, the accumulation of electrons in the potential well lowered the height of the potential barrier in the region. The repeated accumulation of charge carriers activated a positive feedback loop, thereby eliminating the potential barriers.

Consequently, the device was switched to the 'on' state with a sudden rising of the drain-to-source current ( $I_{DS}$ ) corresponding to the latch-up phenomenon. Because of the accumulation of charge carriers, the device remained in the 'on' state even in the  $V_{GS}$  sweeping from 1.0 to -1.0 V. Thus, the device exhibited bistable characteristics. For the p-FBFETs, as  $V_{GS}$  was swept from 1.0 to -1.0 V, the injection of holes from the drain region to the channel region stimulated the positive feedback loop, and subsequently, the device was switched to the 'on' state with a latch-up phenomenon (figures 2(b) and (d)). After  $V_{GS}$  was swept back to 1.0 V, the device remained in the 'on' state owing to the accumulation of charge carriers in the channel region. In this study, the effect of the interface trap on the n- and p-FBFETs in the 'on' state is analysed in the open memory window.

## B. INTERFACE STATES DISTRIBUTIONS AND OCCUPATION MECHANISM

The acceptor- and donor-like trap states located at the interfaces affected the operation of the n- and p-FBFETs. For the n-FBFET, the trap occupation mechanism depended on the location of the trap states at the interface between the gated channel and gate oxide (figure 3(a)). In the 'off' state  $(V_{\rm GS} = 0.6 \text{ V} \text{ and } V_{\rm DS} = 1.0 \text{ V})$ , electrons flowing from the non-gated channel and source regions were captured on the trap states at the interface, and subsequently, electrons trapped at the central interface part were emitted to the gated channel. For the acceptor-like trap states, the trapped charge density was highest at the interface edge near the source region (150 nm in figure 3(b)); electrons were supplied primarily from the source region. In contrast, for the donor-like trap states, as captured electrons were emitted to the gated channel, the trapped charge density was highest at the central interface part (125 nm in figure 3(b)). The highest trapped charge density of the acceptor-like (donor-like) trap states was approximately  $10^{11}$  ( $10^{10}$ ) cm<sup>-2</sup> at  $D_{itA}$  ( $D_{itD}$ ) =  $10^{12} \text{ eV}^{-1} \text{cm}^{-2}$ . However, the trapped charge density was approximately  $10^8$  cm<sup>-2</sup> at the interface edge near the non-gated channel region (100 nm in figure 3(b)) at  $D_{itA}$  $(D_{\rm itD}) = 10^{12} \, {\rm eV}^{-1} {\rm cm}^{-2}$ . Distributions of charges trapped at the interface edge nearby the source region are plotted in solid lines as a function of energy in figures 3(c) and (d) for the acceptor- and donor-like trap states, respectively; for comparison, distributions of interface trap states (plotted in dotted lines) are shown in these figures. For  $D_{itA}$  $(D_{itD}) = 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , the trapped charge density peaked at 0.78 eV (0.35 eV) and its value was  $8.6 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$  $(4.7 \times 10^{11} \text{ eV}^{-1} \text{cm}^{-2}).$ 

For the p-FBFET, the trap occupation mechanism was opposite to that of the n-FBFET (figure 3(e)). Electrons were supplied from the gated channel at  $V_{GS} = -0.35$  V and  $V_{DS} = 1.0$  V and then captured at the interface. Subsequently, electrons captured at the interface edge near the drain region were emitted to the drain region. Therefore, the trapped charge density of the acceptor-like trap states was the highest at the central interface part (75 nm in figure 3(f)),



FIGURE 3. For n-FBFET, (a) schematic of trap occupation mechanism, (b) trapped charge densities along gated channel, and trapped charge density distributions of (c) acceptor- and (d) donor-like trap states. For p-FBFET, (e) schematic of trap occupation mechanism, (f) trapped charge densities along gated channel, and trapped charge density distributions of (g) acceptor- and (h) donor-like trap states.

whereas that of the donor-like trap states was the highest at the interface edge near the drain region (50 nm in figure 3(f)). For  $D_{itD}$  ( $D_{itA}$ ) = 10<sup>12</sup> eV<sup>-1</sup>cm<sup>-2</sup>, the highest trapped charge density was approximately 10<sup>11</sup> (10<sup>10</sup>) cm<sup>-2</sup> for donor-like (acceptor-like) trap states. However, the trapped charge density was approximately 10<sup>8</sup> cm<sup>-2</sup> at the interface edge near the non-gated channel region (100 nm in figure 3(f)) when  $D_{itD}$  ( $D_{itA}$ ) = 10<sup>12</sup> eV<sup>-1</sup>cm<sup>-2</sup>. The distributions of charges trapped at the interface edge near the drain region are plotted as solid lines as a function of energy in figures 3(g) and (h) for the acceptor- and donor-like trap states, respectively. For  $D_{itA}$ ( $D_{itD}$ ) = 10<sup>12</sup> eV<sup>-1</sup>cm<sup>-2</sup>, the trapped charge density peaked at 0.70 eV (0.27 eV) and its value was 4.1 × 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup> (9.1 × 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup>). Note that the acceptor-like trap states are negatively charged, whereas the donor-like trap states are positively charged. These charged trap states at the interface between the gated channel and the oxide layer affect the potential barrier in the channel owing to Coulomb interaction. Moreover, they vary with the bias voltage, which causes variance in the electrical characteristics. The detailed variations are described in Section III-C.

# C. ELECTRICAL CHARACTERISTICS VARIATION BY THE INTERFACE STATES

Figures 4(a) and (b) show enlarged transfer curves of the n-FBFET. As  $D_{itA}$  increased from 0 to  $10^{12} \text{eV}^{-1} \text{cm}^{-2}$ , the latch-up voltage ( $V_{\text{latch-up}}$ ) shifted from 0.637 to 0.649 V (figure 4(a)), whereas as  $D_{itD}$  increased to  $10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , Vlatch-up was marginally shifted by 0.001 V toward the lower voltage region (figure 4(b)). Consequently, the  $V_{latch-up}$ variation depended on acceptor-like trap states rather than donor-like trap states. To investigate the  $V_{\text{latch-up}}$  variation, we analysed the energy band diagrams under the 'off' state  $(V_{\text{GS}} = 0.6 \text{ V} \text{ and } V_{\text{DS}} = 1.0 \text{ V})$  before the latch-up. As shown in figure 4(c), as  $D_{itA}$  increased to  $10^{12} \text{eV}^{-1} \text{cm}^{-2}$ , the conduction band in the non-gated channel and the valence band in the gated channel shifted by 0.006 and 0.008 eV toward the lower and higher energy regions, respectively. Thus, the height of the potential barrier in the channel region increased. The raised potential barrier height weakened the carrier injection, thereby causing a variation in the  $V_{latch-up}$  of approximately 0.01 V when the acceptor-like trap states existed at the interface. However, as  $D_{itD}$  increased to  $10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , the energy shift in the valence band in the gated channel was negligible, whereas the conduction band of the non-gated channel shifted by 0.004 eV toward the lower energy region (figure 4(d)). Because the  $V_{GS}$  sweep controls the switching operation (figure 4(b)), the band modulation in the gated channel triggered a positive feedback loop. Thus,  $V_{latch-up}$ varied negligibly when donor-like trap states existed at the interface, despite the lowered height of the potential barrier in the non-gated channel.

Figures 4 (e) and (f) show enlarged transfer curves of the p-FBFET. As  $D_{itA}$  increased to  $10^{12} \text{ eV}^{-1}\text{cm}^{-2}$ , the  $V_{latch-up}$  shifted by 0.002 V toward the higher voltage region (figure 4(e)), whereas as  $D_{itD}$  increased from 0 to  $10^{12}\text{ eV}^{-1}\text{ cm}^{-2}$ , the  $V_{latch-up}$  shifted from -0.401 to -0.411 V. As shown in figure 4(g), as  $D_{itA}$  increased to  $10^{12} \text{ eV}^{-1}\text{ cm}^{-2}$ , the increase in the height of the potential barrier in the gated channel was negligible before the latchup. However, as  $D_{itD}$  increased to  $10^{12} \text{ eV}^{-1}\text{ cm}^{-2}$ , the height of the potential barrier in the gated channel increased by 0.006 eV.

Accordingly, for the p- FBFET, the variation in the  $V_{\text{latch-up}}$  was found to be more dependent on the donor-like trap states than on the acceptor-like trap states (for details, see supplementary information).

The height of the potential barrier in the non-gated channel was affected by both acceptor- and donor-like trap states for



FIGURE 4. For n-FBFET, transfer curves depending on (a) acceptor- and (b) donor-like trap states. Enlarged energy band diagrams depending on (c) acceptor- and (d) donor-like trap states. For p-FBFET, transfer curves depending on (e) acceptor- and (f) donor-like trap states. Enlarged energy band diagrams depending on (g) acceptor- and (h) donor-like trap states.

the n- and p-FBFETs; however, the height of the potential barrier in the gated channel was not. At the interface edge near the non-gated channel, the density of charge carriers trapped in the acceptor-like trap states was nearly the same as that of the donor-like trap states (figures 3(b) and (f)). For the n-FBFET, the negative (positive) charges trapped at the acceptor-like (donor-like) trap states induced Coulomb repulsion (attraction) to the n-doped non-gated channel, thus resulting in an increase (decrease) in the height of the potential barrier in the non-gated channel. The mechanism of the p-FBFET is opposite to that of the n-FBFET. The height of the potential barrier in the non-gated channel was lowered with the acceptor-like trap states, whereas it increased with the donor-like trap states. Although the non-gated channel did not significantly affect the  $V_{latch-up}$  variance, it is important to the memory operation because the potential barrier variation of the channel induced current level variation [17].



FIGURE 5. Timing diagrams for the memory operations of (a) n- and (d) p-FBFETs with the interface states. Enlarged drain currents of (b) n- and (e) p-FBFETs with the interface states during write '1' operation. Enlarged drain currents of (c) n- and (f) p-FBFETs with the interface states during read '1' operation.

TABLE 1. Memory operating conditions of the n- and p-FBFETs.

Device	Voltage	Write '1'	Write '0'	Read	Hold
n-FBFET	$V_{\rm DS}({ m V})$	1.0	0.0	1.0	0.8
	$V_{\rm GS}\left({ m V} ight)$	1.0	1.0	0.0	0.0
p-FBFET	$V_{\rm DS}({ m V})$	1.0	0.0	1.0	0.8
	$V_{ m GS}\left({ m V} ight)$	-1.0	-1.0	0.0	0.0

Figures 5(a) and (d) show the timing diagrams for the memory operation of the FBFETs. The memory operation conditions are listed in Table 1. The write '1' ('0') operations accumulated (evacuated) excess charge carriers in the potential well in the channel. In the read '1' operation (with  $V_{\text{DS}} =$ 1.0 V and  $V_{GS} = 0.0$  V),  $I_{DS}$  reached approximately 1.438 and 1.493  $\mu$ A for the n-FBFET and p-FBFET, respectively. In the read '0' operations,  $I_{DS}$  was negligible because of the high potential barriers in the channel region. To investigate the variations in the memory characteristics, we analyzed the write and read operations of the n- and p-FBFETs. For the n-FBFET, in the write '1' operation,  $I_{\text{DS}}$  decreased as  $D_{\rm itA}$  increased to  $10^{12} \, {\rm eV}^{-1} {\rm cm}^{-2}$ . However,  $I_{\rm DS}$  was not dependent on the donor-like trap state density (figure 5(b)). For the p-FBFETs,  $I_{DS}$  did not vary with  $D_{itA}$ , whereas  $I_{DS}$ was lower as  $D_{itD}$  increased (figure 5(e)). This observation is

54696

consistent with the variation in  $V_{\text{latch-up}}$  (figure 4). However, the read '1' operations were affected by both acceptor- and donor-like trap states, differing from the write '1' operations, for both the n- and p- FBFETs. In the n-FBFET, IDS decreased with increasing  $D_{itA}$ , whereas  $I_{DS}$  increased with increasing  $D_{\rm itD}$  (figure 5(c)). In contrast, for the p-FBFET,  $I_{\rm DS}$  increased whereas  $I_{\text{DS}}$  decreased with increasing  $D_{\text{itD}}$  (figure 5(f)). This is because the charges trapped at the interface affected the carrier mobility owing to Coulomb scattering [18], [19], [20]. The negative charges of the acceptor-like traps or the positive charges of the donor-like traps were present at the interface between the gated channel and the oxide layer, and these charges had Coulomb interaction with charge carriers flowing in the channel. The Coulomb interaction caused the surface scattering of charge carriers at the interface, indicating the Coulomb scattering. This Coulomb scattering degraded the mobility of charge carriers. Thus, the read current level was consistent with the variation in the potential barrier in both the gated and non-gated channels (figure 4).

The results show that the n- and p-FBFETs store the data '1' and '0' up to 900 s and that the acceptor- and donor-like trap states do not degrade the storage of the data (figure 6). Pulses with a time width of 4 ns were applied to the devices for the write and read operations. The hold bias of  $V_{\rm DS} = 0.8$  V maintained the presence (absence) of excess charge carriers, which determined the generation (elimination) of the positive feedback loop under the read condition. After hold-ing operations for 900 s, the FBFETs exhibited recursive read operations despite the existence of acceptor- and donor-like trap states in the interfaces.



FIGURE 6. Retention characteristics of '1' for (a) n- and (c) p-FBFETs with the interface states under recursive read operations. Retention characteristic of '0' for (b) n- and (d) p-FBFETs with the interface states under recursive read operations. The data symbols and their color in this figure are the same as those in figure 5.

This study demonstrated variations in the  $V_{\text{latch-up}}$  with trapped charges (both positive and negative) at the Si/SiO<sub>2</sub> interface. These resulted from the variation in the potential barrier height of the gated and non-gated channels of the FBFETs. Furthermore, the change in the  $t_{ox}$  affected the  $V_{\text{latch-up}}$ . As the  $t_{\text{ox}}$  changed, the oxide capacitance varied, leading to the change in the electric field in the gated channel and thereby the change in the gated channel potential. The change in the electric field caused the variation of the negative charge density for the acceptor-like trap states or the variation of the positive charge density for the donor-like trap states at the interface between the gated channel and the oxide layer. The variation of the trapped charge density changed the gated channel potential. The change in the gated channel potential affected the  $V_{\text{latch-up}}$ . (for details, see supplementary information). Nevertheless, the FBFETs exhibited a negligible  $V_{\text{latch-up}}$  variation since the latch-up phenomenon occurs by the positive feedback mechanism rather than by interface traps. Because the FBFETs operate with the reciprocal interaction between potential barriers and charge carriers, the  $V_{\text{latch-up}}$  varies negligibly even though the potential barrier varies with the interface trap states.

In general, performance variability has been observed in capacitorless memory devices because the interface states are related to surface recombination [14]. Retention degradation owing to the interface states has been reported experimentally, in particular, for other strained-silicon-oninsulator capacitorless single-transistor dynamic randomaccess memory cells [21]. Nevertheless, memory operations for FBFETs exhibit immunity against the interface states. Once the positive feedback loop is triggered, the feedback loop is maintained as long as the accumulated excess carriers exist in the channel, and the hold bias of 0.8 V compensates for the recombination of the carriers in the potential well. Thus, the rapid generation of a positive feedback loop enables stable and fast memory operations despite the interface states. Besides the FBFET-based memory, the immunity against the interface trap states ensures the realization of the FBFETs-based logic gates in the CMOS logic scheme [23], [24].

## **IV. CONCLUSION**

We investigated the effects of the interface states on the electrical characteristics of n- and p-FBFETs. They exhibited the  $V_{\text{latch-up}}$  variations when acceptor-like (donor-like) trap states were present at the Si/SiO<sub>2</sub> interface, whereas the effect of the donor-like (acceptor-like) trap states was negligible. These  $V_{\text{latch-up}}$  variations were caused by the potential barrier modulation owing to the interaction with the trapped charge. Therefore, when the n- and p-FBFETs operated as memory, the  $I_{\text{DS}}$  values of the data '1' varied for the different trap densities. Nevertheless, the FBFETs exhibited an operating speed of 4 ns and retention time of 900 s, regardless of the presence of the interface states. The results verify the performance of the FBFETs in a practical environment.

## REFERENCES

- C. Lee and C. Shin, "Study on various device structures for steep-switching silicon-on-insulator feedback field-effect transistors," *IEEE Trans. Electron Devices*, vol. 67, no. 4, pp. 1852–1858, Apr. 2020.
- [2] A. Tura and J. C. S. Woo, "Performance comparison of silicon steep subthreshold FETs," *IEEE Trans. Electron Devices*, vol. 57, no. 6, pp. 1362–1368, Jun. 2010.
- [3] C. W. Yeung, A. Padilla, T.-J. K. Liu, and C. Hu, "Programming characteristics of the steep turn-on/off feedback FET (FBFET)," in *Proc. Symp. VLSI Technol.*, 2009, pp. 176–177.
- [4] C. Lee, J. Sung, and C. Shin, "Understanding of feedback field-effect transistor and its applications," *Appl. Sci.*, vol. 10, no. 9, p. 3070, Apr. 2020.
- [5] D. Lim, J. Son, K. Cho, and S. Kim, "Quasi-nonvolatile silicon memory device," Adv. Mater. Technol., vol. 5, no. 12, Dec. 2020, Art. no. 2000915.
- [6] J. Cho, D. Lim, S. Woo, K. Cho, and S. Kim, "Static random access memory characteristics of single-gated feedback field-effect transistors," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 413–419, Jan. 2019.
- [7] H. Kang, J. Cho, Y. Kim, D. Lim, S. Woo, K. Cho, and S. Kim, "Non-volatile and volatile memory characteristics of a silicon nanowire feedback field-effect transistor with a nitride charge-storage layer," *IEEE Trans. Electron Devices*, vol. 66, no. 8, pp. 3342–3348, Aug. 2019.
- [8] S. Han, Y. Kim, D. Son, H. W. Baac, S. M. Won, and C. Shin, "Study on memory characteristics of fin-shaped feedback field effect transistor," *Semiconductor Sci. Technol.*, vol. 37, no. 6, Jun. 2022, Art. no. 065006.
- [9] S. Novak, C. Parker, D. Becher, M. Liu, M. Agostinelli, M. Chahal, P. Packan, P. Nayak, S. Ramey, and S. Natarajan, "Transistor aging and reliability in 14 nm tri-gate technology," in *Proc. IEEE Int. Rel. Phys. Symp.*, Apr. 2015, pp. 1–5.
- [10] E. H. Poindexter, "MOS interface states: Overview and physicochemical perspective," *Semiconductor Sci. Technol.*, vol. 4, no. 12, pp. 961–969, Dec. 1989.

- [11] Z. Wu, J. Franco, B. Truijen, P. Roussel, B. Kaczer, D. Linten, and G. Groeseneken, "Investigation of the impact of hot-carrier-induced interface state generation on carrier mobility in nMOSFET," *IEEE Trans. Electron Devices*, vol. 68, no. 7, pp. 3246–3253, Jul. 2021.
- [12] A. Kumar, M. M. Tripathi, and R. Chaujar, "Reliability issues of In<sub>2</sub>O<sub>5</sub>Sn gate electrode recessed channel MOSFET: Impact of interface trap charges and temperature," *IEEE Trans. Electron Devices*, vol. 65, no. 3, pp. 860–866, Mar. 2018.
- [13] K. Lee, Y. Kim, H. Lee, S. Park, Y. Lee, M.-K. Joo, H. Ji, J. Lee, J. Chun, M. Sung, Y.-H. Cho, D. Kim, J. Choi, J. W. Lee, D.-Y. Jeon, S.-J. Choi, and G.-T. Kim, "Defect spectroscopy of sidewall interfaces in gate-all-around silicon nanosheet FET," *Nanotechnology*, vol. 32, no. 16, Apr. 2021, Art. no. 165202.
- [14] C. Navarro, S. Navarro, C. Marquez, J. L. Padilla, P. Galy, and F. Gamiz, "3-D TCAD study of the implications of channel width and interface states on FD-SOI Z2-FETs," *IEEE Trans. Electron Devices*, vol. 66, no. 6, pp. 2513–2519, Jun. 2019.
- [15] T. Tsuchiya and P. M. Lenahan, "Distribution of the energy levels of individual interface traps and a fundamental refinement in charge pumping theory," *Jpn. J. Appl. Phys.*, vol. 56, no. 3, Mar. 2017, Art. no. 031301.
- [16] Sentaurus Device User Guide, Synopsys, Mountain View, CA, USA, 2018.
- [17] Y. Yang, Y.-S. Park, J. Son, K. Cho, and S. Kim, "Simulation studies on electrical characteristics of silicon nanowire feedback field-effect transistors with interface trap charges," *Sci. Rep.*, vol. 11, no. 1, pp. 1–8, Sep. 2021.
- [18] A. Dejenfelt and O. Engström, "MOSFET mobility degradation due to interface-states, generated by Fowler-Nordheim electron injection," *Microelectronic Eng.*, vol. 15, nos. 1–4, pp. 461–464, 1991.
- [19] S. Potbhare, N. Goldsman, G. Pennington, A. Lelis, and J. M. McGarrity, "A quasi-two-dimensional depth-dependent mobility model suitable for device simulation for Coulombic scattering due to interface trapped charges," J. Appl. Phys., vol. 100, no. 4, Aug. 2006, Art. no. 044516.
- [20] J. R. Schwank, M. R. Shaneyfelt, D. M. Fleetwood, J. A. Felix, P. E. Dodd, P. Paillet, and V. Ferlet-Cavrois, "Radiation effects in MOS oxides," *IEEE Trans. Nucl. Sci.*, vol. 55, no. 4, pp. 1833–1853, Aug. 2008.
- [21] M.-S. Kim and W.-J. Cho, "Effects of back interface trap states on the fully depleted strained-silicon-on-insulator capacitorless single transistor dynamic random access memory cells," *Appl. Phys. Lett.*, vol. 97, no. 15, Oct. 2010, Art. no. 152105.
- [22] DDR5 Load Reduced (LRDIMM) and Registered Dual Inline Memory Module (RDIMM) Common Specification, JEDEC Solid State Technol. Assoc., Arlington, VA, USA, 2022. [Online]. Available: https://www.jedec.org/system/files/docs/JESD305.pdf

- [23] Y.-S. Park, D. Lim, J. Son, J. Jeon, K. Cho, and S. Kim, "Inverting logic-in-memory cells comprising silicon nanowire feedback field-effect transistors," *Nanotechnology*, vol. 32, no. 22, May 2021, Art. no. 225202.
- [24] Y. Yang, J. Jeon, J. Son, K. Cho, and S. Kim, "NAND and NOR logicin-memory comprising silicon nanowire feedback field-effect transistors," *Sci. Rep.*, vol. 12, no. 1, pp. 1–8, Mar. 2022.



JUHEE JEON is currently pursuing the Ph.D. degree with the Nanoelectronics Laboratory, Korea University, under the supervision of Prof. Sangsig Kim. Her research interests include logic-in-memory and memory devices.



**KYOUNGAH CHO** received the Ph.D. degree from The University of Tokyo, in 2000. Since 2002, she has been a Research Professor with the Department of Electrical Engineering, Korea University. Her research interests include Si-based FET, logic-in-memory, thermoelectric, energy storage, and flexible/stretchable electronics.



**SANGSIG KIM** received the Ph.D. degree from Columbia University, in 1996. He was a Postdoctoral Researcher with the University of Illinois at Urbana–Champaign, from 1996 to 1999. Since 1999, he has been a Professor with the Department of Electrical Engineering, Korea University. His research interests include Si-based FET, logic-in-memory, memory devices, energy devices, including thermoelectric devices and micro-supercapacitors, and flexible/stretchable electronics.

...