

## RESEARCH ARTICLE

# A Compact Integrate-and-Fire Neuron Circuit Embedding Operational Transconductance Amplifier for Fidelity Enhancement

ARATI KUMARI SHAH<sup>1</sup>, (Graduate Student Member, IEEE), EOU-SIK CHO<sup>1</sup>,  
JISUN PARK<sup>2</sup>, HYUNGSOON SHIN<sup>2</sup>, (Senior Member, IEEE),  
AND SEONGJAE CHO<sup>2</sup>, (Senior Member, IEEE)

<sup>1</sup>Department of Electronic Engineering, Gachon University, Seongnam-si, Gyeonggi-do 13120, Republic of Korea

<sup>2</sup>Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul 03760, Republic of Korea

Corresponding author: Seongjae Cho (felixcho@ewha.ac.kr)

This work was supported by the Ministry of Science and ICT (MSIT) of South Korea under Grant 2021M3F3A2A01037927 and Grant 2022M3I7A1078936.

**ABSTRACT** In this study, a compact CMOS integrate-and-fire (I&F) neuron circuit embedding an operational transconductance amplifier (OTA) has been designed for enhancing the fidelity in output generation. The OTA block in the neuron circuit allows for maintaining stability in I&F functions even under high-frequency operation conditions. The designed neuron circuit consists of OTA circuit, membrane capacitor, inverter, and reset MOSFET, from which the area occupancy is approximated to be  $22 \times 43 \mu\text{m}^2$ . Featuring the simple and compact structure, the proposed neuron circuit shows the capability to control the firing frequency by adjusting the amplitude and temporal width of the synaptic pulse, resulting in high fidelity in I&F function. Series of circuit simulations have been performed to validate the systematic operations of the neuron circuit by HSPICE presuming the  $0.35\text{-}\mu\text{m}$  Si CMOS technology. Moreover, temperature dependence was also investigated so that the robustness and stability of the neuron circuit at elevated operation temperatures were verified. The results provide a practical way of designing a compact and reliable neuron circuit working with the synaptic devices having deviations in operation characteristics in the hardware-oriented spiking neural network (SNN).


**INDEX TERMS** Integrate-and-fire neuron circuit, operational transconductance amplifier (OTA), fidelity, circuit simulation, stability, hardware-oriented spiking neural network (SNN).

## I. INTRODUCTION

Advanced computing architecture is on explosive demand for dealing with the massive data processing, with an increased processing parallelism, for making good decisions under various circumstances. For this goal, brain-inspired neuromorphic computing has attracted a great deal of attention as a scalable, mobile, and energy-efficient solution that outperforms the conventional computers in Von Neumann computer architecture in data-intensive tasks such as recognition, classification, and perception [1], [2], [3], [4]. In particular,

The associate editor coordinating the review of this manuscript and approving it for publication was Qichun Zhang<sup>1</sup>.

the neuromorphic computing architecture which mimics the human nervous system more actively, by introducing area and energy-efficient synaptic devices and neuron circuit, allows us to expect a dramatic reduction in power consumption in processing complex data and information [5], [6], [7]. While a synaptic device can be realized by a single memory component [8], [9], the neuron still needs to be implemented by circuitry for higher completeness in functionality and stronger stability in handling numerous fan-ins. There is much room to reduce the power consumption in neuron circuits for approaching the extremely high energy efficiency of the human brain [10], [11], [12]. From the viewpoint of digital electronics, the integrate-and-fire (I&F) function




**FIGURE 1. Schematic of the interneuron operation. (a) Signal flows showing the functions of synapse and neuron. (b) Symbolic representation of the pre- and post-synaptic neurons and synapse array.**

might have analogy to analog-to-digital conversion (ADC) since the neuron accepts analog inputs and fires an identical output at every period of event [13]. On the other hand, in the biological neuron, the peculiarity lies in its autonomy in generating the output. The I&F neuron circuit realizes the autonomous pulse generation in the hardware manner in a way that it can fire an output signal modulating the interneuron connectivity only when the threshold is reached as the accumulation of charges is progressed [14], [15], [16]. In this sense, stability and robustness of a neuron circuit against the variation in electrical signals from the synapse array are essential for better predictability and reliability of the system.

In this work, a compact I&F neuron circuit embedding an operational transconductance amplifier (OTA) with full Si processing compatibility is designed, characterized, and evaluated by a series of circuit simulations. The compactness was achieved by reducing the number of components for higher area efficiency in comparison with the typical CMOS neuron circuits recently reported [17]. The OTA block was embedded for enhancing the output fidelity of the neuron circuit, and the responses to the inputs with variations in frequency were closely investigated in the design. In addition, the dependence of the firing behavior of the designed neuron circuit is further examined to ensure that system stability can also be expected at elevated temperatures under the proposed design scheme.

**II. STRATEGIES IN DESIGNING THE NEURON CIRCUIT**

The most striking similarity of the advanced computing architecture to the human brain calls for area efficiency, low power consumption, and a low training cost for realizing the extreme parallelism in massive data processing [18], [19]. For this goal, a more hardware-oriented spiking neural network (SNN) supported by I&F neuron circuits and synapse arrays are considered a plausible solution that enables event-driven computing [20], [21], [22], [23]. The mathematical and symbolic representations of the functions of neuron circuits and synaptic devices are schematically shown in Figs. 1(a) and (b). Memory devices with high scalability have



**FIGURE 2. Circuit diagram of the designed I&F neuron circuit embedding an OTA block in this work.**

been sought for the synaptic devices in hardware-oriented SNN to achieve high densities of synapse arrays and low power consumption while maintaining the tunability of multiple weights. Although memristors are commonly found in recent electronic synapse studies due to their high cell scalability and ease of process integration, there is still much room for improving the scalability, reliability, and reproducibility of Si processing for mass production at the chip level [24], [25], [26]. The operation of neuron circuits can be affected by variations in synapse arrangement and parameter distributions. Therefore, the non-uniformity must be considered in the neuron circuit design to improve the fidelity and robustness of operations to the environment. For the purpose, as OTA is applicable for ADC owing to its genuinely large output gain [27], [28], it can be introduced in designing a neuron circuit.

**A. CIRCUIT DESCRIPTION**

An I&F neuron circuit with an OTA block was designed as schematically shown in Fig. 2 and simulated using HSPICE. The design task was presumably based on 0.35- $\mu\text{m}$  Si CMOS technology. The width and length of the  $n$  and  $p$ -type MOSFETs were  $W = 0.35 \mu\text{m}$  and  $L = 0.7 \mu\text{m}$ , respectively, and the drive voltage ( $V_{DD}$ ) = 1.0 V. The membrane capacitance ( $C_{mem}$ ) was 100 pF. The input current per event was assumed to be 1  $\mu\text{A}$ . The neuron circuit consists of two parts: integration/reset part and trigger/fire one. In this work, the latter part is constructed by an OTA scheme.  $C_{mem}$  is responsible for integrating the current signals repeatedly delivered from the synapse array and can control the firing frequency depending on how fast it is charged. Also,  $C_{mem}$  determines dimensions of the NMOSFET, M6, that resets the neuron circuit. The membrane potential ( $V_{mem}$ ) is increased until it reaches the threshold voltage ( $V_{th}$ ) of the NMOSFET, M1, as the charges are accumulated in the membrane capacitor. As  $V_{mem}$  exceeds the  $V_{th}$  of M1, M1 is turned on, which causes the node 1 potential to become low (if it was originally high). Then, the potential of the inverter 1 (INVT1) output




FIGURE 3. Hysteresis characteristic by the OTA block in the designed neuron circuit ( $V_{spk}$ : spiking node of the neuron circuit).




FIGURE 4. Transient analysis results of the designed I&F neuron circuit. (a) Input current and  $V_{mem}$  vs. time. (b) Spike firing at the neuron output as a function time.

node is switched from low to high state, turning on M6 and allowing the membrane capacitor in parallel with M6 to be discharged. The triggering part is embedding an OTA block, as shown in Fig. 2, which is basically a comparator consisting of a current mirror with two PMOSFETs, M4 and M5, and a differential pair circuit with two NMOSFETs, M1 and M2. In order to obtain a high-gain output from the OTA block, all the MOSFETs should be operated in saturation mode. As shown in Fig. 3, the OTA block demonstrates a positive feedback loop through the input node of INV1, resulting in the hysteresis between  $V_{mem}$  and the potential of the INV1 input node. As  $V_{mem}$  approaches  $V_{DD}$ ,  $V_{int}$  tends to be gradually lowered and shows a sudden drop above the inverter threshold. The potential of the INV1 output node (or spiking node),  $V_{spk}$ , transits to high potential by the inverter operation, which in turn drags  $V_{mem}$  down to low potential by turning on M6. Over the hysteresis operations, shunting is continued until  $V_{mem}$  reaches 0 V, the ground potential. The ground potential is achieved with a certain

amount of time delay. During this time, the output voltage  $V_{spk}$  remains at  $V_{DD}$ , while the output is connected to ground out of this time period. As a consequence, the OTA-embedded circuit explicitly demonstrates the I&F behavior, which makes it effectively work as a neuron circuit. The beneficial feature of the designed neuron circuit with the OTA function block comes with the capability of performing the I&F at higher speed with the frequency tunability.

### B. VERIFICATION OF THE I&F BEHAVIORS

The integration and fire operations of the designed neuron circuit were verified by HSPICE and shown in Fig. 4(a) and (b),

$$I_{in} \cdot T_{pulse} = \Delta V_{mem} \cdot C_{mem} \quad (1)$$


$$\Delta V_{mem} = \frac{I_{in} \cdot T_{pulse}}{C_{mem}} \quad (2)$$

respectively. The integration was carried out by input currents of  $I_{in}$  (amplitude) =  $1 \mu A$  and  $T_{pulse}$  (period) =  $10 \mu s$ .  $C_{mem}$  was set to  $100 \text{ pF}$  so that the change in  $V_{mem}$  could be  $0.1 \text{ V}$ , as an arbitrary value, by the results calculated by Eq. (1) and (2) with the given  $I_{in}$  and  $T_{pulse}$ . The increment in  $V_{mem}$  of  $0.1 \text{ V}$  over the current integration can be confirmed by Fig. 4(b) and the integration is continued until  $V_{mem}$  reaches the  $V_{th}$  of M1. Once  $V_{mem}$  exceeds the  $V_{th}$  of M1, an output spike is fired at the output terminal of INV1 as shown in Fig. 4(b). At this moment, M6 is switched on, and the membrane capacitor is shortly discharged so that the initial state of the neuron circuit is established (reset).  $V_{spk}$  denotes the output signal of the designed neuron circuit and plays the role of the input signal modulating the weight of a synaptic device connected to a post-synaptic neuron in the end. It is observed that the amplitudes of the output spikes fired from the neuron circuit are maintained, and thus, the presented neuron circuit shows the output stability throughout the observation window.


## III. CHARACTERIZATION AND EVALUATION OF NEURON CIRCUIT

### A. DEPENDENCY OF SPIKE FIRING ON SYNAPTIC CURRENT

The synapse array in the SNN architecture usually has a high density of memory cells. Thus, the operation parameters of the synaptic device have deviations that make up a statistical distribution rather than a uniquely located sharp distribution. As a result, the frequency of firing events at the neuron circuit always reflects the imperfections in the synaptic operations in the synapse array. As a simple scenario, the number of firing spikes in the required time from the designed I&F neuron circuit depends on the amplitude and the temporal width of the current pulse from the synapses. The dependencies of the firing spikes are shown in Fig. 5(a) and (b). The larger the amplitude or temporal width of the current from synaptic device,  $I_{synaptic}$ , the shorter the time for  $V_{mem}$  to reach the firing threshold voltage gets. As a result, the number of firing spikes in each time increases. The number of firing spikes



(a)




(b)


**FIGURE 5.** Number of firing spikes as a function of time (a) at different temporal width ( $t_{synaptic}$ ) of the synaptic input currents ( $I_{synaptic} = 1 \mu A$ ), from  $8 \mu s$  to  $18 \mu s$  by an increment of  $2 \mu s$  and (b) at different  $I_{synaptic}$  amplitudes from  $1 \mu A$  to  $5 \mu A$  by an increment of  $1 \mu A$  ( $t_{synaptic} = 10 \mu s$ ).

increased from 5 to 12 within a 1-ms window as the time width of  $I_{synaptic}$  pulses with an amplitude of  $1 \mu A$  was widened from  $8 \mu s$  to  $18 \mu s$  (increased with an interval of  $2 \mu s$ ), as depicted in Fig. 5(a). Also, the number of firing spikes increased from 7 to 30 in the given time window of 1 ms as  $I_{synaptic}$  was increased from  $1 \mu A$  to  $5 \mu A$  with a temporal width of the  $I_{synaptic}$ ,  $t_{synaptic}$ , was set to  $10 \mu s$  as shown in Fig. 5(b).  $C_{mem} = 100 pF$  was maintained.

Fig. 6 shows how sensitively the firing rate can be affected by the variation in temporal width and amplitude of the synaptic current. As the temporal width gets about two times larger ( $8 \mu s \rightarrow 18 \mu s$ ), the number of firing events shows a two-fold increase ( $5 \rightarrow 12$ ) (green curve). This can be understood by Eq. (1) in which the temporal width and the change in membrane potential are in the linear relation so that wider



**FIGURE 6.** Number of firing spike as a function of the time width and amplitude of the  $I_{synaptic}$  pulses.



**FIGURE 7.** Input vs. output frequency in the designed I&F neuron circuit for the duration of 1 ms.

temporal width shortens the firing period and increases the number of spikes in each time in the linear manner. Also, the firing rate shows a proportional increase with the amplitude of input current and the underlying reason can also be grasped by Eq. (2). Since the amplitude of input current is in the proportional relation with the change in membrane potential, the ratio of increase in  $I_{synaptic}$  ( $1 \mu s \rightarrow 5 \mu s$ ) and that of increase in number of firing spikes ( $7 \rightarrow 30$ ) are comparable.

### B. DEPENDENCY OF SPIKE FIRING ON SYNAPTIC CURRENT

A series of circuit simulations have been carried out with variations in the frequency of the input current to evaluate the output frequency and fidelity of the designed neuron circuit. Featuring the OTA block in the neuron circuit, it became possible to preserve the I&F function even under a high-frequency operation of 1 MHz, as depicted in Fig. 7. It is notable that the increase in output frequency is ranged only up to 15 kHz when the input frequency goes higher, up to 1 MHz. Thus, the overall firing events take place insensitively to the change in input frequency. Further, in the relative high input




FIGURE 8. Temperature dependence of the I&F operations in the designed neuron circuit.




FIGURE 9. Time-to-first spike (TTFS) as a function of temperature.

frequency region between 500 kHz and 1 MHz, the output frequency shows saturation and a small corresponding change within 3 kHz is merely observed as shown in Fig. 7. Thus, it can be addressed that the designed neuron circuit equips the capability of dealing with higher input frequency in realizing the I&F operations, with higher output stability.

Further, dependence of the I&F neuron circuit operations on change in temperature is thoroughly investigated in Fig. 8. It is revealed that the characteristics of the presented neuron circuit are maintained up to 105 °C without a significant change in time for the appearance of the first spike by the help of genuine operational merit of the differential pair in the OTA block. As the differential-pair voltages of the OTA block go in different directions due to their opposite polarity configurations, the temperature effect follows in the same way. Thus, it cancels out the effect of temperature variation in the neuron circuit. As a result, the proposed neuron circuit accompanies a strong robustness in the operations at high temperatures as well. Fig. 9 depicts time-to-first-spike (TTFS) as a function of temperature. In order for a more quantitative analysis, gradient of TTFS can be further defined:

$$R_{TTFS} = \frac{t_{temp,max} - t_{temp,min}}{(T_{max} - T_{min}) \cdot t_{temp,room}} \quad (3)$$




FIGURE 10. Presumably designed layout of the I&F neuron circuit.

More specifically,  $R_{TTFS}$  is the gradient of TTFS normalized by the TTFS at room temperature in terms of temperature as defined in Eq. (3) and is expressed in the unit of  $^{\circ}\text{C}^{-1}$ . Here,  $T_{max}$  and  $T_{min}$  are the boundaries of temperature of interest, which correspond to 105 °C and 25 °C, respectively.  $t_{temp,max}$  and  $t_{temp,min}$  are the TTFS values at the boundary temperatures.  $t_{temp,room}$  is the TTFS at room temperature, 27 °C. From the values obtained in Fig. 9,  $R_{TTFS}$  is calculated to be  $6.6 \times 10^{-6}/^{\circ}\text{C}$  between 25 °C and 105 °C, over a wide operational temperature window of 80 °C. It is confirmed that the neuron circuit has a strong robustness against the change in operation temperature. Fig. 10 shows a presumable layout design of the proposed neuron circuit based on 0.35- $\mu\text{m}$  CMOS technology. Although the overall circuit can be schemed to be simple with a small number of component, most of the area is dedicated to the membrane capacitor. The truncation of the secondary (shunt) capacitor usually found in the triggering part in the conventional neuron circuit has been made possible by introducing the OTA block for capacitorless triggering part and a great deal of area reduction has been achieved. The total area of the layout in Fig. 10 is calculated to be  $22 \times 43 \mu\text{m}^2$ . This presumable layout work made without any violation of design rule would provide a tangible prediction in fabricating the hardware spiking neural network chip.

#### IV. CONCLUSION


In this work, a fully Si processing-compatible compact I&F neuron circuit featuring an OTA subcircuit has been designed and evaluated through HSPICE simulations, based on 0.35- $\mu\text{m}$  CMOS technology. The benefit of the OTA function in the neuron circuit has been primarily found as its higher output fidelity. The behaviors of the designed neuron circuit have been closely investigated through varying the amplitude and temporal width of the synaptic input current. The firing frequency shows linear relations with the variables associated with the input current profile as expected by the mathematical foundation, which proves that the OTA block works adequately in comparison with the conventional neuron circuit. Also, it has been revealed that the output frequency of the OTA-embedded neuron circuit is rather insensitive to the change in input frequency. Last but not the least, the temperature tolerance of the designed neuron circuit has been evaluated. The results demonstrate that only a small retardment within 70 ns in time-to-first spike occurs over the controlled temperature range from 25 °C up to 105 °C, which ensures the strong temperature robustness of the proposed neuron circuit. The OTA cell can be a plausible function block for making up an area-efficient CMOS neuron circuit working with imperfections of the synaptic devices in the hardware-sense SNN architecture.

#### ACKNOWLEDGMENT

The EDA tool for circuit simulation was supported by IC Design Education Center (IDEC).

#### REFERENCES

- [1] M. Mahowald and R. Douglas, "A silicon neuron," *Nature*, vol. 354, no. 6354, pp. 515–518, Dec. 1991.
- [2] C. A. Mead, *Analog VUI and Neural Systems*. Reading, MA, USA: Addison Wesley, 1989.
- [3] A. L. Hodgkin, A. F. Huxley, and B. Katz, "Measurement of current-voltage relations in the membrane of the giant axon of Loligo," *J. Physiol.*, vol. 116, no. 4, pp. 424–448, Apr. 1952.
- [4] A. L. Hodgkin and A. F. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve," *J. Physiol.*, vol. 117, no. 4, pp. 500–544, Aug. 1952.
- [5] G. Indiveri, "A low-power adaptive integrate-and-fire neuron circuit," in *Proc. Int. Symp. Circuits Syst. (ISCAS)*, vol. 4, May 2003, p. 4.
- [6] E. M. Izhikevich, "Simple model of spiking neurons," *IEEE Trans. Neural Netw.*, vol. 14, no. 6, pp. 1569–1572, Nov. 2003.
- [7] M. Kwon, M. Baek, S. Hwang, K. Park, T. Jang, T. Kim, J. Lee, S. Cho, and B. G. Park, "Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation," *J. Appl. Phys.*, vol. 124, no. 15, pp. 152107-1–152107-7, Sep. 2018.
- [8] G. Indiveri and S. Liu, "Memory and information processing in neuromorphic systems," *Proc. IEEE*, vol. 103, no. 8, pp. 1379–1397, Aug. 2015.
- [9] R. D. B. Dayan, E. Chicca, and G. Indiveri, "Characterizing the firing properties of an adaptive analog VLSI neuron," in *Biologically Inspired Approaches to Advanced Information Technology*. Heidelberg, Germany: Springer, Jan. 2004, pp. 189–200.
- [10] S. Cho, "Volatile and nonvolatile memory devices for neuromorphic and Processing-in-memory applications," *J. Semicond. Technol. Sci.*, vol. 22, no. 1, pp. 30–46, Feb. 2022.
- [11] S. Sagar, K. U. Mohanan, S. Cho, L. A. Majewski, and B. C. Das, "Emulation of synaptic functions with low voltage organic memristor for hardware oriented neuromorphic computing," *Sci. Rep.*, vol. 12, no. 1, pp. 3808-1–3808-12, Mar. 2022.
- [12] L. Zhang, "Building logistic spiking neuron models using analytical approach," *IEEE Access*, vol. 7, pp. 80443–80452, 2019.
- [13] Y. Li, X. Cui, Y. Zhou, and Y. Li, "A comparative study on the performance and security evaluation of spiking neural networks," *IEEE Access*, vol. 10, pp. 117572–117581, 2022.
- [14] M. Daliri, P. M. Ferreira, G. Klisnick, and A. Benlarbi-Delai, "A comparative study between E-neurons mathematical model and circuit model," *IET Circuits, Devices Syst.*, vol. 15, no. 2, pp. 175–182, Mar. 2021.
- [15] W. Kang, C. Kim, S. Lee, S. Y. Woo, J. Bae, B. Park, and J. Lee, "A spiking neural network with a global self-controller for unsupervised learning based on spike-timing-dependent plasticity using flash memory synaptic devices," in *Proc. Int. Joint Conf. Neural Netw. (IJCNN)*, Jul. 2019, pp. 1–7.
- [16] M. Kwon, K. Park, and B. Park, "Low-power adaptive integrate-and-fire neuron circuit using positive feedback FET co-integrated with CMOS," *IEEE Access*, vol. 9, pp. 159925–159932, 2021.
- [17] T. N. Sainath, A.-R. Mohamed, B. Kingsbury, and B. Ramabhadran, "Deep convolutional neural networks for LVCSR," in *Proc. IEEE Int. Conf. Acoust., Speech Signal Process.*, May 2013, pp. 8614–8618.
- [18] J. Schmidhuber, "Deep learning in neural networks: An overview," *Neural Netw.*, vol. 61, pp. 85–117, Jan. 2015.
- [19] T. Masquelier and S. J. Thorpe, "Unsupervised learning of visual features through spike timing dependent plasticity," *PLoS Comput. Biol.*, vol. 3, no. 2, pp. 1–11, Feb. 2007.
- [20] D. Kuzum, S. Yu, and H.-S. P. Wong, "Synaptic electronics: Materials, devices and applications," *Nanotechnology*, vol. 24, no. 38, pp. 382001-1–382001-22, Sep. 2013.
- [21] S. Song, B. Jeon, S. Hwang, M. Baek, J. Lee, and B. Park, "Integrate-and-fire neuron circuit with synaptic off-current blocking operation," *IEEE Access*, vol. 9, pp. 127841–127851, 2021.
- [22] G. Maranhão and J. G. Guimaraes, "Low-power hybrid memristor-CMOS spiking neuromorphic STDP learning system," *IET Circuits, Devices Syst.*, vol. 15, no. 3, pp. 237–250, May 2021.
- [23] K. U. Mohanan, S. Cho, and B.-G. Park, "Optimization of the structural complexity of artificial neural network for hardware-driven neuromorphic computing application," *Int. J. Speech Technol.*, vol. 53, no. 6, pp. 6288–6306, Mar. 2023.
- [24] V. Kotariya and U. Ganguly, "Spiking-GAN: A spiking generative adversarial network using time-to-first-spike coding," in *Proc. Int. Joint Conf. Neural Netw. (IJCNN)*, Jul. 2022, pp. 1–7.
- [25] J. M. Cruz-Albrecht, T. Derosier, and N. Srinivasa, "A scalable neural chip with synaptic electronics using CMOS integrated memristors," *Nanotechnology*, vol. 24, no. 38, Sep. 2013, Art. no. 384011.
- [26] G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," *IEEE Trans. Neural Netw.*, vol. 17, no. 1, pp. 211–221, Jan. 2006.
- [27] D. Majumdar, "Comparative study of low voltage OTA designs," in *Proc. 17th Int. Conf. VLSI Design*, Jan. 2004, pp. 47–51.
- [28] V. Kumar and K. K. Kashyap, "A simple low power OTA based circuitry for constant- $g_m$  rail-to-rail operation," in *Proc. Int. Conf. Signal Propag. Comput. Technol. (ICSPCT)*, Jul. 2014, pp. 151–157.



**ARATI KUMARI SHAH** (Graduate Student Member, IEEE) received the B.Tech. and M.Tech. degrees in electronics and communication engineering from the North Eastern Regional Institute of Science and Technology, Arunachal Pradesh, India, in 2017 and 2019, respectively. She is currently pursuing the Ph.D. degree with Gachon University, Seongnam, South Korea.

She was a Researcher with the National Institute of Technology, Meghalaya, India, where she worked on CMOS technologies and integrated circuits. Her research interests include memory devices and neuron circuits for spiking neural networks and mainly focused on circuit design optimally working with various synapse arrays depending on applications. She received the Gold Medal for the highest score during her master's degree.



**EOU-SIK CHO** received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Seoul National University, Seoul, South Korea, in 1996, 1998, and 2004, respectively.

From 2004 to 2006, he was a Senior Engineer with Samsung Electronics, where he worked on the process development of large-size TFT LCD. Since 2006, he has been a member of the Faculty with Gachon University, Seongnam, South Korea, where he is currently a Professor with the Department of Electronic Engineering. His current research interests include OLED display manufacturing and its application to medical devices, the fabrication of TFT devices and their applications, light treatment on transparent electrode, semiconductor films on the flexible substrates, and the data optimization of electronic devices.



**JISUN PARK** received the B.S., M.S., and Ph.D. degrees in electronics engineering from Ewha Womans University, Seoul, South Korea, in 1999, 2001, and 2005, respectively.

From 2005 to 2010, she was with HYNIX Semiconductor Inc., and a Senior Research Engineer with Synopsis, from 2010 to 2013. Since 2017, she has been a Research Fellow Member of the Department of Electronic and Electrical Engineering, Ewha Womans University. Her current research interests include the modeling and simulation of unit semiconductor devices and circuits for high-density memory and display applications.



**HYUNGSOON SHIN** (Senior Member, IEEE) was born in Seoul, South Korea, in 1959. He received the B.S. degree in electronics engineering from Seoul National University, in 1982, and the M.S. and Ph.D. degrees in electrical engineering from The University of Texas at Austin, in 1984 and 1990, respectively.

From 1990 to 1994, he was with LG Semicon Company Ltd., South Korea, where he worked on the development of 64M DRAM, 256M DRAM, 4M SRAM, and 4M FLASH memory. Since 1995, he has been a Faculty Member of the Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, South Korea. He has published numerous journal articles on implant profile models, mobility models, deep-submicron MOSFET structure analysis, current crowding effect in diagonal MOSFET, hot-carrier degradation, alpha-particle-induced soft error, MRAM, ReRAM, PUF, and oxide TFT. His research interests include new processes, devices, and circuit developments and modeling based on Si, both for high-density memory and RF IC. He is a Senior Member of Institute of Electronics Engineers of South Korea. He received the Technical Excellence Award from the Semiconductor Research Corporation (SRC), in 1991.



**SEONGJAE CHO** (Senior Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 2004 and 2010, respectively.

He was an Exchange Researcher with the National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan, in 2009. He was a Postdoctoral Researcher with Seoul National University, in 2010, and Stanford University, Palo Alto, CA, USA, from 2010 to 2013. He was a Faculty Member with the Department of Electronic Engineering, Gachon University, from 2013 to 2023. He has been an Associate Professor with the Department of Electronic and Electrical Engineering, Ewha Womans University, Seoul, since 2023. His current research interests include emerging memory technologies, advanced nanoscale CMOS devices and process integration, group-IV photonic devices, low-power synaptic devices and neuron circuits for neuromorphic, and memory-centric processor technologies. He is a Lifetime Member of IEIE. He was a recipient of the Minister's Award from the Ministry of Science and ICT of Korea (MSIT), in 2021.

...