

RESEARCH ARTICLE

Long-Range Pulse Interactions in Unlocked FPGAs

SETH D. COHEN¹, CASEY M. FENDLEY¹, AUBREY N. BEAL², (Senior Member, IEEE), AND NED J. CORRON², (Senior Member, IEEE)

¹Kratos SRE Inc., Birmingham, AL 35211, USA

²Department of Electrical and Computer Engineering, The University of Alabama in Huntsville, Huntsville, AL 35899, USA

Corresponding author: Seth D. Cohen (seth.cohen@kratosdefense.com)

ABSTRACT Evidence of long-range interactions between logic transitions in unlocked FPGA circuits is reported. The relative positions of pulses traveling in digital feedback loops are observed to dynamically interact and move to equal spacing over long timescales. We confirm the presence of this interaction over different FPGA supply voltages and hypothesize the pulse interactions are due to current draw in the power distribution network of the FPGA. This pulse interaction effect is observed for different FPGA families and manufacturers, including Altera and Xilinx, and has been tested using both look-up table (LUT) and carry chain (CC) logic to realize the feedback delays.

INDEX TERMS Asynchronous circuits, feedback circuits, field-programmable gate arrays, pulse circuits, pulse interactions, non-blocking delay lines, oscillators, network dynamics, transient analysis.

I. INTRODUCTION

Technologies that use unlocked or asynchronous logic designs in Field-Programmable Gate Arrays (FPGAs) to realize software-defined delays are prevalent throughout the engineering literature. Recent applications include time-to-digital converters (TDCs) [1], [2], physically unclonable functions (PUFs) [3], [4], [5], [6], [7], true random number generators (TRNGs) [8], [9], [10], [11], and reservoir computers [12], [13], [14]. In many of these designs, cascaded logic elements (often an even number of inverters or NOT-gates [15], [16]) are used to approximate ideal delays for logic levels and switching times. However, as software-defined delays in FPGAs continue to be used in designs, it is important to explore and understand non-ideal behaviors, particularly those that may occur on unexpected timescales.

In this paper, we use a FPGA design comprising an unlocked delay line with feedback to demonstrate an unanticipated effect: voltage transitions of injected nanosecond pulses can weakly interact across timescales that are on the order of hundreds of nanoseconds to microseconds. In other words, within a feedback loop configuration, long-range interactions (i.e. coupling) is present between the

voltage pulses. This coupling causes pulses to repel one another with a “force” that is inversely proportional to their separation distance. A conceptual illustration of the pulse interactions is shown in Fig. 1a with two pulses traveling in a closed feedback loop. With each cycle around the loop, pulses separate until a steady-state of approximately equal pulse spacing is eventually realized, a phenomenon we refer to as *pulse timing equalization* (PTE).

Interactions between pulses in feedback loops that result in PTE have been previously reported in both electronic and optical systems. Micro-pipeline rings [17], self-timed ring oscillators [18], [19], and collective pulse oscillators [20] include feedback for active jitter suppression. In these fully-electronic systems, voltage pulses and feedback times are on similar timescales, and PTE can be achieved with a relatively short number of round trips in the feedback loops (<50 to 500). In contrast, optical feedback systems can have long range pulse interactions, where there is a large separation in timescales between pulse timing and the feedback delay times [21], [22]; these long-range interactions are a weaker coupling, and PTE manifests after thousands of cycles in a feedback loop.

Here, we demonstrate that a similar long-range interaction occurs in FPGAs such that it requires ~5,000 cycles of the feedback loop to observe PTE. For example, in Fig. 1b, we

The associate editor coordinating the review of this manuscript and approving it for publication was Shuai Liu¹.




FIGURE 1. (a) Conceptual illustrations of the relative pulse positions for $N = 2$ pulses traveling in a FPGA feedback loop. Snapshots of the relative pulse positions are shown for the initial state at $t = 0$, a relatively short time into future $t > 0$, and a relatively long time in the future $t \gg 0$ where pulse timing equalization (PTE) is achieved. (b) Measured output voltage $v(t)$ from the feedback loop with horizontal bars to indicate an approximate round trip time, and (c) inter-pulse spacings $\Delta t(k)/\tau_F$ as a function of the number of pulse cycles k with a dashed line at $1/N$ for $N = 2$ pulses. Color traces are used for a visual aid to follow the inter-pulse spacings in the insets.

plot the observed output pulses from an unlocked feedback loop in an Artix 7 FPGA after two pulses of widths $\tau_W \sim 22\text{ns}$ are injected (experimental details are presented later). The pulses are shown at $t = 0$ with a small separation ($\sim 60\text{ns}$ between rise times) that grows by $t = 0.4\text{ms}$ and eventually reaches a stable state with equal spacing by $t = 2\text{ms}$.

We measure the times between successive rising edges Δt as a function of the number of cycles k in the loop and normalize them using the feedback loop delay time $\tau_F \sim 0.39\ \mu\text{s}$. The observed results are shown in Fig. 1c. The PTE steady-state is represented by a $\Delta t/\tau_F = 1/N$, where N is the number of pulses (For reference, the $N = 1$ case is presented in the Appendix). Note, the acceleration of the pulses as they move away from one another (i.e., the magnitude of the slopes for the $\Delta t/\tau_F$ curves) decreases over time, indicating that pulses repel each other less when they are further apart. The initial movement of each pulse through the feedback loop is ~ 200 ps per revolution, and this value decreases exponentially with each cycle.

After the PTE state is achieved, jitter in the inter-pulse spacing is present with a maximum observed amplitude of approximately 2ns (that can be traced to noise and fluctuations in the power supply of the FPGA and, to the best of our knowledge, are not a major contributing factor to the dynamics). Lastly in Fig. 1c, we note that the pulse

separations equalize after approximately after $k = 5,000$, which corresponds to a timescale of $5,000\tau_F \sim 1.9\text{ms}$. This is evidence of both long-range interactions and a surprisingly long transient given the fast timescales normally associated with unlocked FPGAs.

In the remainder of this work, we first present details of our experimental setup. We next demonstrate long-range interactions and timing equalization for initializations containing both three and four pulses. We then investigate the effect of the FPGA supply voltage on the pulse interactions. Lastly, we discuss the additional configurations that have been and will need to be explored to better understand this phenomenon and place these results in the broader context of the literature.

II. EXPERIMENTAL SETUP

A schematic of the unlocked FPGA feedback loop is shown in Fig. 2a. In the figure, a delay block is composed of cascaded copies of unlocked logic elements to realize the feedback delay time τ_F . In this example, the logic elements are an even number of NOT-gates that are realized in the FPGA using 1,260 Look Up Tables (LUTs). An OR-gate is then used as the injection point for initial pulses of equal widths τ_W in different initial patterns, which then drive an unlocked pulse repeater (PR) structure. The PR replicates input pulses upon incident rising edges and preserves τ_W while allowing the inter-pulse spacings Δt to change (Pulse width preservation is necessary because an imbalance in the rise and fall times of FPGA logic elements can cause pulses circulating in unlocked feedback loops to collapse [23]). An AND-gate in the feedback path is used with a voltage sw to open and close the feedback loop with a switch. The switch is opened to ensure there are no transitions in the loop, and then it is closed prior to injecting pulses. Details of the PR and pulse initialization are in the Appendix.




FIGURE 2. (a) Experimental setup for studying long-range interactions between pulses in an unlocked FPGA delay line. (b) Measured $v(t)$ as $v(t - \tau_F)'$ [blue and red, respectively] for a pulse that travels through the digital feedback delay.

In our experiments, an oscilloscope measures the time evolution of the output of the PR structure $v(t)$ as well as the delayed version of $v(t)$. In Fig. 2a, we label this delayed version of $v(t)$ as $v(t - \tau_F)'$, where in an ideal case the two voltages are identical except for a delay. However, for injected pulses, we note that the digital feedback induces a slight pulse lengthening in $v(t - \tau_F)'$. Direct measurements of $v(t)$ and $v(t - \tau_F)'$ are plotted in Fig. 2b. Experiments were conducted




FIGURE 3. (a)–(b) Conceptual illustrations of pulses in the FPGA feedback loops, where blue circles represent $N = 3$ or $N = 4$ pulses at $t = 0$, $t > 0$, and with PTE achieved after $t \gg 0$. (c)–(d) FPGA results for $N = 3$ and $N = 4$ initial pulse patterns. (e)–(f) Corresponding $\Delta t(k)/\tau_F$ curves with dashed reference lines at $1/N$. Color traces are used for a visual aid to follow the interpulse spacings in the insets.

using an Artix 7 on the NewAE CW305 FPGA development board. Time series are collected using a Tektronix 6 Series Mixed Signal Oscilloscope with 4 GHz of analog bandwidth and recorded for 10ms with a sampling rate of 1.25 GSa/s. Details of the PR logic structure and pulse patterns of widths τ_W are provided in the Appendix.

III. PULSE INTERACTION RESULTS

Using this experimental setup, we initialize the system with different pulse width configurations. In 3a-b, we show conceptual depictions for $N = 3$ and $N = 4$ and plot the resulting $v(t)$ from injecting the different pulse configurations in Fig. 3c-f (Note, $v(t - \tau_F)$ is omitted because it is quantitatively similar to Fig. 2b). For each case, time series snapshots are shown at $t \sim 0$, $t = 0.4\text{ms}$, and $t \sim 2\text{ms}$. Similar to the $N = 2$ case, transients last for $\sim 5,000$ round trips of the feedback loop before PTE is observed. However, in these cases, the slopes of some of the $\Delta t/\tau_F$ curves are non-monotonic as they eventually approach a slope of zero, indicating that the interaction is slightly more complex than the $N = 2$ case. Regardless, each case demonstrates that the transients of the dynamics depend on the initial spacing, and that the pulse spacings undergo nontrivial dynamics before arriving at the $1/N$ steady state.

To explore a possible explanation for the pulse interactions, we investigate the effect of a changing supply voltage for the FPGA. For this study, we leverage a unique aspect of the selected FPGA development board (NewAE CW305): the DC supply voltage V_{cc} of the FPGA can be provided from an external source. This allows us to investigate the

impact of changing the FPGA supply voltage to the observed long-range interactions and PTE. Note, $V_{cc} = 1.0\text{ V}$ is used for the experiments conducted in Fig. 1 and Fig. 3. For the purposes of testing different values of V_{cc} , we focus on the interaction of only two pulses. For each value of V_{cc} , we reset the system, inject pulses, and record the transient behaviors.

Test results over a selected range of supply voltages V_{cc} are shown in Fig. 4a. In the figure, we first plot the observed pulse widths $\tau_W(V_{cc})$ and the feedback delay $\tau_F(V_{cc})$ as a function of supply voltage. As expected, for lower values of V_{cc} , the FPGA runs slower (propagation times through unlocked logic elements increase with decreasing supply voltage). This effect causes all delay elements, including those used to generate the pulses, to change with V_{cc} .

Fig. 4b shows the measured $N = 2$ inter-pulse spacings $\tau_W(V_{cc})$ for each value of V_{cc} . Interestingly, the length of the transient to achieve PTE depends on the supply voltage; a higher supply voltage requires more round trips to achieve the steady state. This indicates a possible dependency on τ_W and τ_F for the amount of interaction (i.e., coupling strength) that occurs between two pulses as they move around the feedback loop; future investigations will examine this relationship systematically.

IV. ALTERNATIVE EXPERIMENTAL SETUPS

Given there are many different FPGA technologies and alternative delay elements (e.g., carry chains), we provide additional experimental results in Appendices C and D.

In particular, we replace the inverter feedback delay in Fig. 2a with set of cascaded carry chains (CCs) in the Artix 7




FIGURE 4. (a) Observed pulse width τ_W from the PR and feedback delay time τ_F as a function of the supply voltage V_{cc} . (b) Scaled inter-pulse spacing $\Delta t/\tau_F$ for each of the supply voltage in the $N = 2$ case.

on the NewAE CW305 FPGA development board. Featured in Appendix C, CC results indicate long range interactions and quantitatively similar PTE for the $N = 2$, $N = 3$ and $N = 4$ cases. To highlight the robustness of these results, Appendix C also includes two additional sets of data: (1) repeated PTE in CCs for the $N = 2$ and $N = 4$ cases from the same initialization conditions, and (2) alternative initial pulse spacing in the $N = 3$ case.

In addition, using a Cyclone V FPGA we provide two sets of data that demonstrate quantitatively similar PTE for the $N = 2, 3$, and 4 cases. The two data sets correspond to experiments that use different sizes of the feedback loop and pulse widths (i.e., different parameter scalings). Details of the experimental setup are provided in Appendix D. This shows it is possible to see the long-range interactions in both Intel and Xilinx chips and that the PTE can be observed using feedback loops of different sizes.

Lastly, as a control, we have also performed experiments using a 500-foot external, RG58 coaxial cable as the feedback delay (to match the ~ 0.39 s LUT delay in Fig. 2a) and do not observe these interactions; instead, we observe that pulses are not repelled in the coaxial cable and can collide.

V. DISCUSSION AND FUTURE WORK

One important future direction involves modeling the long-range interactions reported here. Modeling efforts will greatly enhance our understanding of this phenomenon, but we acknowledge the difficulty involved with modeling the nuances of the pulse-to-pulse interactions across all parameter regimes (pulse widths, supply voltages, LUTs vs.

CCs, etc.) and compiler settings; the compilers (Vivado and Quartus) placed the designs used in all our data collection.

As we continue our future investigations, individualized models may be necessary for each delay type, compiler placement of the logic, and chip technology, particularly because each chip may have a different configuration of its power distribution network across LUTs and CCs. Rather than withhold these results until a fully comprehensive model is developed that can predict the observed dynamics in each of the observed experiments, we choose to report the experimental observations now to motivate future research among FPGA designers and the dynamics community. Additional studies into the pulse widths, pulse width intervals, and number of LUTs will be needed to fully vet the robustness of this phenomenon in FPGAs.

As an initial motivation for future modeling, we note that in both [20] and [24] there exists some type of pulse coupling model such that the time for a pulse going around a loop depends on the interval between it and the preceding pulse in the delay. These types of models require a mechanism for altering the time of a pulse around the feedback loop. In addition, there are well-documented cases of voltage drops occurring in power distribution networks of FPGAs due to asynchronous switching that results in increased propagation delays of logic elements [25], [26], [27]. While these are typically transient effects, they provide a direction for continuing our investigations into probing and modeling these long-range interactions. In our system, we know from Fig. 4 that the FPGA supply voltage can impact the time for a pulse to travel around the feedback loop. Thus, we can hypothesize that the long-range interactions are likely caused by small changes to the supply voltage of the FPGA (i.e. the power distribution network) that contains the delay as pulses circulate in the feedback loop.

We also note that various works in the literature inspired our interpretations of the observed PTE and will likely help guide the future modeling. For example, the format of Fig. 1a and Fig. 3a-b is inspired by Kuramoto phase oscillators. Similar pictures have been used to represent these oscillators, where a circle is a revolution of 2π and numbered points are the phases of oscillators. Reference [28] even shows nearest-neighbor coupling with phases becoming equally spaced over 2π after a transient.

In addition, PTE in FPGAs is an emergent behavior from interacting elements, a property often associated with biological systems or networks. Genetic networks are often considered systems with asynchronous switching, and studies have examined models for genetic feedback loops that support stable pulses [29]. In addition, cellular phenomenon such as molecular time sharing, single-file dynamics, and spiking in excitable cells with delayed feedback have all been reported to show a similar balanced timing through coupled interactions [30], [31], [32]. We hope this work provides a new method for studying and engineering emergent behaviors.




FIGURE 5. $N = 1$ case at $V_{cc} = 1.0V$. (a) Conceptual diagram of a single pulse cycling in the feedback loop. (b) Time evolution of the voltage pulse cycling in the experimental feedback loop. (c) Unscaled measurement of the inter-pulse spacing Δt as a function of the cycle number k .




FIGURE 6. (a) Pulse Repeater (PR) structure that uses a rising edge detector and a Set-Reset (SR) latch with feedback to produce pulses of width τ_W . (b) Pulse initialization structure that uses a trigger, the PR, and a tapped delay line with AND-gates that serve as switches with switching voltages a , b , and c .

Lastly, we place our results within the context of other unlocked FPGA systems that have been engineered to study dynamics-related phenomena. In the past decade, there has been a growth of scientific experiments that use unlocked FPGAs as a platform for studying network science. These include studies of Boolean chaos [33], pulse coupled systems and synchronization [34], chimera states in phase oscillators [35], super transients in ring oscillators [24], as well as other mechanisms that can lead to coupling of transition times in FPGAs [36]. While each of these studies is not focused on FPGA design principles, they provide new insight into

CARRY CHAINS




FIGURE 7. Artix 7 Carry chain experiments for the (a) $N = 2$, (b) $N = 3$, and (c) $N = 4$ cases using CCs in the feedback delay loop.

non-ideal FPGA properties that can be quantified using dynamics, similar to the observed PTE transients.

VI. CONCLUSION

In summary, we report experimental evidence of long-range interactions between FPGA logic transitions in asynchronous delays. Overall, these interactions appear to have microscopic impacts on pulse spacing during a single transit through an unlocked delay line. However, in a feedback loop configuration, the interactions lead to transients with timescales that are orders of magnitude greater than those normally associated with unlocked FPGAs and cause nontrivial, macroscopic changes to the timing of logic transitions. The behaviors presented appear generalizable and should be noted as a potential contributor in all unlocked delays. This is particularly important for technologies that leverage unlocked feedback




FIGURE 8. Repeated carry chain results for (a) $N = 2$ and (b) $N = 4$ cases. Black, red, and yellow traces each represent separate PTE transients from the same initial conditions. Alternative $N = 3$ initial pulse spacing setups for carry chain feedback using (c) $[a, b, c] = [1, 0, 1]$ and (d) $[a, b, c] = [0, 1, 1]$.

loops in FPGAs and may assume that logic transitions do not interact over long timescales.

**APPENDIX A
SINGLE PULSE CASE**

For completeness, we show the $N = 1$ pulse initiation in Fig. 5. In the figure, the inter-pulse spacing is approximately constant. Figure 5c highlights this with an unscaled representation of Δt . A minor transient is present




FIGURE 9. Cyclone V experiments using Scaling 1 for the (a) $N = 2$, (b) $N = 3$, and (c) $N = 4$ cases using 1,260 LUTs in the feedback delay loop.

in the feedback time, which is likely due to settling of the FPGA supply voltage once a pulse is injected in the feedback loop.

**APPENDIX B
PULSE REPEATER**

Details of the experimental pulse repeater (PR) and pulse initialization structure are shown in Fig. 6. The PR in Fig. 6a first uses unlocked logic and LUTs to create a rising edge detector that outputs a short pulse (~ 3 ns) upon an input pulse (> 10 ns). The output of the rising edge detector then triggers an unlocked set-reset (SR) latch with delayed feedback between the output and the reset. The delayed feedback is realized using 60 LUTs, which produces the pulses of width $\tau_w \sim 22$ ns used in all of the experimental results presented in this manuscript.

The on-chip, pulse initialize structure that allows us to change between $N = 1, 2, 3$, and 4 is shown in Fig. 6b.




FIGURE 10. Cyclone V experiments using Scaling 2 for the (a) $N = 2$, (b) $N = 3$, and (c) $N = 4$ cases using 2,520 LUTs in the feedback delay loop, which is doubled compared to Scaling 1. Pulse widths and initial pulse spacing are also doubled compared to Scaling 1.

The initialization uses an external trigger (e.g. a debounced button) and a copy of the PR in order to launch a pulse of width τ_W down a tapped delay line, where the spacing of the taps is 200 LUTs or ~ 60 ns. At each tap, an AND-gate serves as a switch to control the number of pulses that accumulate at the output of final OR-gate.

**APPENDIX C
CARRY CHAIN RESULTS**

Carry chains (CCs) are dedicated logic structures in FPGAs meant for arithmetic and can be cascaded to form unlocked delay lines. Experiments using CCs substituted for the feedback delay in 2a were conducted using the Artix 7 on the NewAE CW305 FPGA. The CC feedback delay uses 20,000 CCs to realize a feedback delay of $\tau_F \sim 390$ ns. To isolate the CC feedback delay, we continued to use the

same number of LUTs in the pulse-repeater and pulse initialization structures such that $\tau_W \sim 22$ ns and the initial pulse spacing is still around 60ns. Outputs for the $N = 2, 3$, and 4 cases are shown in Fig. 7. We note that long range interactions and PTE are present in all cases, where the $N = 3$ case settles with a small visible offset; this offset is approximately two orders of magnitude smaller than the overall pulse-spacing changes that are observed during the PTE transient.

Next, for each of the $N = 2$ and $N = 4$ cases, we repeat the data collection procedures three times in order to examine the robustness of the PTE phenomenon. Results of these repeated experiments are plotted on top of one another in Fig. 8a-b. This highlights the robustness of the PTE transient trajectories and timescales.

Lastly, we leverage the flexibility of the pulse initialization structure in Fig. 6b to create alternative $N = 3$ initial states. Two separate $N = 3$ initial pulse spacing setups were tested using $[a, b, c]$ equal to $[1, 0, 1]$, and $[0, 1, 1]$. Results using these initial states for CC delay experimental setups are shown in 8c-d. Again, these results highlight the robustness of PTE and its timescales.

**APPENDIX D
CYCLONE V RESULTS**

Experiments using the setup in Fig. 2a were also conducted using a Cyclone V GX Starter Kit (5CGXFC5C6F27C7). The same number of LUTs is used in the pulse-repeater, pulse initialization, and feedback delay loop; we call this set of parameters ‘Scaling 1’. Outputs for the $N = 2, 3$, and 4 cases using Scaling 1 are shown in Fig. 9, where $\tau_W \sim 22$ ns, the initial pulse spacing is around 60ns, and $\tau_F \sim 390$ ns. In all three cases, we observe PTE as the equilibrium state after approximately 5,000 cycles of the feedback loop.

Next, we leverage the simplicity of the experimental setup that uses only Verilog HDL and include a scaling parameter to double the number of LUTs used across the entire experimental system; this new scaling, deemed ‘Scaling 2’, causes a factor of two increase in the feedback loop delay as well as the pulse widths and pulse width spacing in the pulse initialization and pulse repeater structures. Results from this change in scaling are shown in Fig. 10, where long-range interactions between pulses and PTE are observed over a similar number of cycles.

REFERENCES

- [1] J. Song, Q. An, and S. Liu, “A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays,” *IEEE Trans. Nucl. Sci.*, vol. 53, no. 1, pp. 236–241, Feb. 2006, doi: 10.1109/TNS.2006.869820.
- [2] M. Zhang, H. Wang, and Y. Liu, “A 7.4 ps FPGA-based TDC with a 1024-unit measurement matrix,” *Sensors*, vol. 17, no. 4, p. 865, Apr. 2017.
- [3] A. Maiti and P. Schaumont, “Improving the quality of a physical unclonable function using configurable ring oscillators,” in *Proc. Int. Conf. Field Program. Log. Appl.*, Aug. 2009, pp. 703–707, doi: 10.1109/FPL.2009.5272361.
- [4] M. Majzoobi, F. Koushanfar, and S. Devadas, “FPGA PUF using programmable delay lines,” in *Proc. IEEE Int. Workshop Inf. Forensics Secur.*, Dec. 2010, pp. 1–6, doi: 10.1109/WIFS.2010.5711471.
- [5] J. H. Anderson, “A PUF design for secure FPGA-based embedded systems,” in *Proc. 15th Asia South Pacific Design Autom. Conf. (ASP-DAC)*, Jan. 2010, pp. 1–6, doi: 10.1109/ASPDAC.2010.5419927.

- [6] J.-L. Zhang, Q. Wu, Y.-P. Ding, Y.-Q. Lv, Q. Zhou, Z.-H. Xia, X.-M. Sun, and X.-W. Wang, "Techniques for design and implementation of an FPGA-specific physical unclonable function," *J. Comput. Sci. Technol.*, vol. 31, no. 1, pp. 124–136, 2016, doi: [10.1007/s11390-016-1616-8](https://doi.org/10.1007/s11390-016-1616-8).
- [7] N. Charlot, D. Canaday, A. Pomerance, and D. J. Gauthier, "Hybrid Boolean networks as physically unclonable functions," *IEEE Access*, vol. 9, pp. 44855–44867, 2021, doi: [10.1109/ACCESS.2021.3066948](https://doi.org/10.1109/ACCESS.2021.3066948).
- [8] A. N. Beal, J. N. Blakely, and N. J. Corron, "Driven ring oscillators as FPGA entropy sources," in *Proc. SoutheastCon*, Apr. 2019, pp. 1–6, doi: [10.1109/SoutheastCon42311.2019.9020451](https://doi.org/10.1109/SoutheastCon42311.2019.9020451).
- [9] T. Addabbo, A. Fort, R. Moretti, M. Mugnaini, H. Takaloo, and V. Vignoli, "A new class of digital circuits for the design of entropy sources in programmable logic," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 7, pp. 2419–2430, Jul. 2020, doi: [10.1109/TCSI.2020.2977920](https://doi.org/10.1109/TCSI.2020.2977920).
- [10] D. P. Rosin, D. Rontani, and D. J. Gauthier, "Ultrafast physical generation of random numbers using hybrid Boolean networks," *Phys. Rev. E, Stat. Phys. Plasmas Fluids Relat. Interdiscip. Top.*, vol. 87, no. 4, Apr. 2013, Art. no. 040902.
- [11] K. Wold and C. H. Tan, "Analysis and enhancement of random number generator in FPGA based on oscillator rings," in *Proc. Int. Conf. Reconfigurable Comput. FPGAs*, Dec. 2008, pp. 385–390, doi: [10.1109/ReConFig.2008.17](https://doi.org/10.1109/ReConFig.2008.17).
- [12] D. Canaday, A. Griffith, and D. J. Gauthier, "Rapid time series prediction with a hardware-based reservoir computer," *Chaos, Interdiscipl. J. Nonlinear Sci.*, vol. 28, no. 12, Dec. 2018, Art. no. 123119.
- [13] I. Shani, L. Shaughnessy, J. Rzasa, A. Restelli, B. R. Hunt, H. Komkov, and D. P. Lathrop, "Dynamics of analog logic-gate networks for machine learning," *Chaos, Interdiscipl. J. Nonlinear Sci.*, vol. 29, no. 12, Dec. 2019, Art. no. 123130.
- [14] S. Apostel, N. D. Haynes, E. Schöll, O. D'Huys, and D. J. Gauthier, "Reservoir computing using autonomous Boolean networks realized on field-programmable gate arrays," in *Reservoir Computing (Natural Computing Series)*, K. Nakajima and I. Fischer, Eds. Singapore: Springer, 2021, doi: [10.1007/978-981-13-1687-6_11](https://doi.org/10.1007/978-981-13-1687-6_11).
- [15] D. P. Rosin, D. Rontani, D. J. Gauthier, and E. Schöll, "Experiments on autonomous Boolean networks," *Chaos, Interdiscipl. J. Nonlinear Sci.*, vol. 23, no. 2, Jun. 2013, Art. no. 025102.
- [16] S. D. Cohen, "Structured scale dependence in the Lyapunov exponent of a Boolean chaotic map," *Phys. Rev. E, Stat. Phys. Plasmas Fluids Relat. Interdiscip. Top.*, vol. 91, no. 4, Apr. 2015, Art. no. 042917.
- [17] S. Fairbanks and S. Moore, "Analog micropipeline rings for high precision timing," in *Proc. 10th Int. Symp. Asynchronous Circuits Syst.*, 2004, pp. 41–50, doi: [10.1109/ASYNC.2004.1299286](https://doi.org/10.1109/ASYNC.2004.1299286).
- [18] L. Fesquet, A. Cherkaoui, and O. Elissati, "Self-timed rings as low-phase noise programmable oscillators," in *Proc. IEEE 12th Int. New Circuits Syst. Conf. (NEWCAS)*, Jun. 2014, pp. 409–412, doi: [10.1109/NEWCAS.2014.6934069](https://doi.org/10.1109/NEWCAS.2014.6934069).
- [19] A. El-Hadbi, O. Elissati, and L. Fesquet, "Self-timed ring oscillator based time-to-digital converter: A 0.35 μ m CMOS proof-of-concept prototype," in *Proc. IEEE Int. Instrum. Meas. Technol. Conf. (I2MTC)*, May 2021, pp. 1–6, doi: [10.1109/I2MTC50364.2021.9460031](https://doi.org/10.1109/I2MTC50364.2021.9460031).
- [20] P. Mukim, A. Dalakoti, D. McCarthy, C. Segal, M. Miller, J. F. Buckwalter, and F. Brewer, "Design and analysis of collective pulse oscillators," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 28, no. 5, pp. 1242–1255, May 2020, doi: [10.1109/TVLSI.2019.2959532](https://doi.org/10.1109/TVLSI.2019.2959532).
- [21] S. Terrien, V. A. Pammi, N. G. R. Broderick, R. Braive, G. Beaudoin, I. Sagnes, B. Krauskopf, and S. Barbay, "Equalization of pulse timings in an excitable microlaser system with delay," *Phys. Rev. Res.*, vol. 2, no. 2, Apr. 2020, Art. no. 023012.
- [22] S. Terrien, B. Krauskopf, N. G. R. Broderick, R. Braive, G. Beaudoin, I. Sagnes, and S. Barbay, "Pulse train interaction and control in a micro-cavity laser with delayed optical feedback," *Opt. Lett.*, vol. 43, no. 13, pp. 3013–3016, 2018.
- [23] D. P. Rosin, *Dynamics of Complex Autonomous Boolean Networks* (Springer Theses). Cham, Switzerland: Springer, 2015.
- [24] J. Lohmann, O. D'Huys, N. D. Haynes, E. Schöll, and D. J. Gauthier, "Transient dynamics and their control in time-delay autonomous Boolean ring networks," *Phys. Rev. E, Stat. Phys. Plasmas Fluids Relat. Interdiscip. Top.*, vol. 95, no. 2, Feb. 2017, Art. no. 022211.
- [25] D. R. E. Gnad, F. Oboril, S. Kiamehr, and M. B. Tahoori, "Analysis of transient voltage fluctuations in FPGAs," in *Proc. Int. Conf. Field-Program. Technol. (FPT)*, Dec. 2016, pp. 12–19, doi: [10.1109/FPT.2016.7929182](https://doi.org/10.1109/FPT.2016.7929182).
- [26] D. R. E. Gnad, F. Oboril, and M. B. Tahoori, "Voltage drop-based fault attacks on FPGAs using valid bitstreams," in *Proc. 27th Int. Conf. Field Program. Log. Appl. (FPL)*, Sep. 2017, pp. 1–7, doi: [10.23919/FPL.2017.8056840](https://doi.org/10.23919/FPL.2017.8056840).
- [27] D. Mahmoud and M. Stojilovic, "Timing violation induced faults in multi-tenant FPGAs," in *Proc. IEEE Design, Autom. Test Eur. Conf. Exhib. (DATE)*, Mar. 2019, pp. 1745–1750, doi: [10.23919/DATE.2019.8715263](https://doi.org/10.23919/DATE.2019.8715263).
- [28] Z. Xu, M. Egerstedt, G. Droge, and K. Schilling, "Balanced deployment of multiple robots using a modified Kuramoto model," in *Proc. Amer. Control Conf.*, Jun. 2013, pp. 6138–6144, doi: [10.1109/ACC.2013.6580800](https://doi.org/10.1109/ACC.2013.6580800).
- [29] V. Sevim, X. Gong, and J. E. S. Socolar, "Reliability of transcriptional cycles and the yeast cell-cycle oscillator," *PLoS Comput. Biol.*, vol. 6, no. 7, Jul. 2010, Art. no. e1000842.
- [30] J. Park, M. Dies, Y. Lin, S. Hormoz, S. E. Smith-Unna, S. Quinodoz, M. J. Hernández-Jiménez, J. Garcia-Ojalvo, J. C. W. Locke, and M. B. Elowitz, "Molecular time sharing through dynamic pulsing in single cells," *Cell Syst.*, vol. 6, no. 2, pp. 216–229, Feb. 2018.
- [31] A. Villada-Balbuena, A. Ortiz-Ambriz, P. Castro-Villarreal, P. Tierno, R. Castañeda-Priego, and J. M. Méndez-Alcaraz, "Single-file dynamics of colloids in circular channels: Time scales, scaling laws and their universality," *Phys. Rev. Res.*, vol. 3, no. 3, Sep. 2021, Art. no. 033246.
- [32] K. C. A. Wedgwood, P. Słowiński, J. Manson, K. Tsaneva-Atanasova, and B. Krauskopf, "Robust spike timing in an excitable cell with delayed feedback," *J. Roy. Soc. Interface*, vol. 18, no. 177, Apr. 2021, Art. no. 20210029.
- [33] R. Zhang, H. L. S. de Cavalcante, Z. Gao, D. J. Gauthier, J. E. Socolar, M. M. Adams, and D. P. Lathrop, "Boolean chaos," *Phys. Rev. E, Stat. Phys. Plasmas Fluids Relat. Interdiscip. Top.*, vol. 80, Oct. 2009, Art. no. 045202.
- [34] D. P. Rosin, D. Rontani, D. J. Gauthier, and E. Schöll, "Control of synchronization patterns in neural-like Boolean networks," *Phys. Rev. Lett.*, vol. 110, no. 10, Mar. 2013, Art. no. 104102.
- [35] D. P. Rosin, D. Rontani, N. D. Haynes, E. Schöll, and D. J. Gauthier, "Transient scaling and resurgence of chimera states in networks of Boolean phase oscillators," *Phys. Rev. E, Stat. Phys. Plasmas Fluids Relat. Interdiscip. Top.*, vol. 90, no. 3, Sep. 2014, Art. no. 030902.
- [36] U. Mureddu, N. Bochard, L. Bossuet, and V. Fischer, "Experimental study of locking phenomena on oscillating rings implemented in logic devices," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 7, pp. 2560–2571, Jul. 2019, doi: [10.1109/TCSI.2019.2900017](https://doi.org/10.1109/TCSI.2019.2900017).



SETH D. COHEN received the B.S. degree in physics from the University of Rochester, in 2007, and the Ph.D. degree in physics from Duke University, in 2013.

Since 2013, he has been with The University of Alabama at Birmingham, Miltec [now a part of General Atomics (2014–2015)], Huntsville, AL, USA, Regions Bank, Birmingham, AL, USA, from 2015 to 2017, and Southern Research (Engineering), Birmingham. He has been with Kratos SRE Inc., Kratos Defense, since 2017. He is currently a Principal Investigator with the Dynamical Systems Research Group, Kratos SRE. He also researches asynchronous signal processing techniques and time-to-digital converters. He has authored numerous publications and patents on new signal processing methods and sensors. His research laboratory focuses on developing robust technologies for the Department of Defense and Commercial Customers. His primary research interests include nonlinear oscillators realized with high-speed electronics for applications, such as device security and spread-spectrum radar and communications.



CASEY M. FENDLEY received the B.S. degree in engineering physics from Murray State University, in 2017, and the M.S. degree in electrical engineering from Auburn University, in 2019.

He developed his thesis work with Auburn in nonlinear and chaotic oscillators on integrated circuits. Since 2019, he has been an Electrical Engineer with Kratos Defense, Birmingham, AL, USA. While with Kratos, he has worked on several research programs funded by the Army involving applications of chaos in wireless systems and hardware security. His current research interests include circuit design, the applications of chaos, and hardware security.

AUBREY N. BEAL (Senior Member, IEEE) received the B.E.E., M.S., and Ph.D. degrees in electrical engineering from Auburn University, in 2010, 2012, and 2015, respectively.

Previously, he was with Southern Company, Birmingham, AL, USA, in 2009, IBM Research, Poughkeepsie, DoE Oakridge Institute for Science and Education (a Postdoctoral Researcher), from 2015 to 2017, and DoD U.S. Army Research, Development and Engineering Command (2017–2019). Currently, he is an Assistant Professor with the Electrical and Computer Engineering Department, The University of Alabama in Huntsville, Huntsville, and a Principal Investigator with the Nonlinear & Complex Systems Laboratory. He has authored numerous journal articles, conference papers, and patents. His research interests include nonlinear dynamics, chaos, complex systems, electronics, and integrated circuit design. He has given numerous invited presentations, serves as a Faculty Advisor for UAH's Chapter of the Eta Kappa Nu (HKN) Honor Society.

NED J. CORRON (Senior Member, IEEE) received the B.S. degree in mathematics and physics from the North Central College, in 1983, and the Ph.D. degree in engineering science and applied mathematics from Northwestern University, in 1989.

From 1984 to 1987, he was with the Amoco Research Center, Naperville, IL, USA. From 1990 to 2000, he was with Dynetics Inc., Huntsville, AL, USA. From 2000 to 2021, he was with the U.S. Army Aviation and Missile Research, Development, and Engineering Center, Redstone Arsenal, AL, USA. Since 2022, he has been a Visiting Scholar with the Department of Electrical and Computer Engineering, The University of Alabama in Huntsville, Huntsville. He has authored more than 100 papers and been awarded two patents in nonlinear dynamics and chaos. He has given more than 50 invited presentations on his research, and he has been active as an organizer and participant in many international conferences and workshops. His current research interests include motivated by engineering applications of nonlinear dynamics and chaos, with an emphasis in circuits, systems, and communications.

Dr. Corron received the Army Research and Development Achievement Award and two Army Science Conference best paper awards.

• • •