

Received 11 March 2023, accepted 6 April 2023, date of publication 10 April 2023, date of current version 21 April 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3266050

RESEARCH ARTICLE

A Single-Source Switched-Capacitor 13-Level High Gain Inverter With Lower Switch Stress

HAM[MA](https://orcid.org/0000-0002-1689-8279)D ALNUMAN^{©[1](https://orcid.org/0000-0002-0903-0690)}, MD. REYAZ HUSSAN², (Stu[de](https://orcid.org/0000-0002-8614-6697)nt Member, IEEE), SHIRAZUL ISLAM^{©3}, (Member, IEEE), ADIL SARWAR^{©2}, (Senior Member, IEEE), EMA[D](https://orcid.org/0000-0001-7828-7556) M. AHMED $^{\text{\textregistered 1}}$, (Senior Member, IEEE), AND AMMAR ARMGHAN^{®[1](https://orcid.org/0000-0002-9062-7493)}, (Senior Member, IEEE)

¹Department of Electrical Engineering, Jouf University, Sakaka 72388, Saudi Arabia ²Department of Electrical Engineering, Aligarh Muslim University, Aligarh 202002, India

³Department of Electrical Engineering, Qatar University, Doha, Qatar

Corresponding author: Ammar Armghan (aarmghan@ju.edu.sa)

The authors extend their appreciation to the Deputyship for Research & Innovation, Ministry of Education in Saudi Arabia for funding this research work through the project number 223202.

ABSTRACT A switched-capacitor based 13-level inverter with high gain and reduced switch stress is presented in this article. The 13-level single-phase ac output voltage is achieved with a voltage gain of 6 by utilizing a single dc source, 14 switches, 3 capacitors and 1 diode in the proposed converter. Selfvoltage balancing is achieved for different types of loads without the use of complicated control schemes or supplementary circuitry. The proposed topology can generate negative polarity without a back-end H-bridge. Consequently, voltage stresses across the switches are reduced. The voltage stress across the switches is limited to 4 times the input DC voltage. Included also is an analysis of power loss for several components of the proposed converter. A comparison is made with contemporary topologies that require a single dc source at the input in terms of several performance characteristics. Resistive (R) and resistive plus inductive (R-L) loads are simulated in this study. To demonstrate the effectiveness of the suggested converter, a laboratory prototype is constructed. In order to demonstrate the viability of the suggested arrangement, the experimental results for step variation in load demand and variation in modulation index under practical loading situations are obtained.

INDEX TERMS Multilevel inverters, nearest level modulation, switch stress, switched capacitor, single source, microgrid, electric vehicle.

I. INTRODUCTION

For power conversion in renewable energy generation systems (REGS) like solar (PV), fuel cell, and wind turbine installations, multilevel inverters (MLIs) have become increasingly popular. Since their introduction, MLIs have become progressively common among high ac power distribution, microgrids, flexible ac transmission system devices (FACTS), uninterruptible power supply (UPS) systems, and electric vehicles due to their ability to improve power quality, efficiency, operating voltage, dv/dt, switch stress, and harmonic profile. The primary objective of the MLI is to

The associate editor coordinating the review of this manuscript and approving it for publication was Sze Sing Le[e](https://orcid.org/0000-0003-2455-5783) .

provide an output voltage with characteristics more similar to a sine wave. Using a DC voltage source and a large number of adequately coupled and controlled switching devices, the required voltage waveform can be generated. On the basis of the connection arrangement of switching devices, numerous MLIs have been published [\[1\], \[](#page-9-0)[2\], \[](#page-9-1)[3\].](#page-9-2)

The three MLI topologies that are used the most frequently are the diode-clamped MLI, the cascaded H-bridge (CHB) MLI, and the flying capacitor (FC) MLI. Traditional MLIs have many drawbacks, one of which is the requirement for additional components, such as clamping diodes in diodeclamped MLIs, flying capacitors in FC-MLIs, and additional dc sources in CHB-MLIs. Traditional MLIs also have a number of other drawbacks. Conventional MLIs, such as

This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 License. For more information, see https://creativecommons.org/licenses/by-nc-nd/4.0/

diode clamped and FC-MLI, do not have voltage boosting characteristics, which necessitates the use of complex control techniques for the purpose of balancing the capacitor voltage [\[4\], \[](#page-9-3)[5\], \[](#page-9-4)[6\].](#page-9-5)

A variety of activities are currently under way in order to generate high voltage levels with fewer parts, fewer dc sources, and the capability to self-balance and boost voltage. This is being done in an effort to meet the aforementioned goals. Capacitors, which have been garnering a lot of attention as of late due to their growing prevalence as an approach to the generation of intermediate levels. In the hybrid MLI, flying capacitors, often known as FCs, are an essential component in the process of producing intermediate voltage levels. It is necessary to utilize intricate control circuitry in order to keep the voltages of the capacitors at a constant level. Also, the voltage that is present at the load terminals is only fifty percent of the voltage that is present at the source terminals. In order to raise the output voltage in a manner that does not involve the use of inductors or transformers in proximity to the output terminals, additional research is being conducted. Because these generators normally produce electricity at low voltages, switching capacitor-based voltage boost designs are preferred for the purpose of generating suitable voltage for low or medium-voltage applications. This is because these designs allow the voltage to be increased gradually. In these arrangements, connecting the capacitor to the isolated dc voltage source in parallel charges the capacitor, whilst connecting it to the source in series discharges it. When multiple switched-capacitor modules are connected in series with one another, the magnitude of the output voltage increases [\[7\], \[](#page-9-6)[8\], \[](#page-9-7)[9\], \[](#page-9-8)[10\].](#page-9-9)

In 1989, Marusarz was the first person to present the concept of a switched capacitor to the public [\[11\]. S](#page-10-0)ince that time, numerous new designs for MLIs based on switched capacitors have been presented, each of which comes with its own unique set of advantages and disadvantages. Switched capacitor MLIs, or SCMLIs for short, are a form of MLI that may provide a higher sinusoidal output voltage using a less number of power supply components than conventional MLIs. In the SCMLI, capacitors are utilized as a different kind of dc source. It is not required to use any additional circuits or complex control algorithms in order to achieve voltage balancing using the capacitors [\[12\], \[](#page-10-1)[13\], \[](#page-10-2)[14\], \[](#page-10-3)[15\], \[](#page-10-4)[16\], \[](#page-10-5)[17\], \[](#page-10-6)[18\].](#page-10-7)

Taking the thirteen level (13L) topologies with a single dc source into consideration, the authors in [\[15\] p](#page-10-4)roposes a novel K-type 13L SCMLI topology with fourteen switches and four capacitors; however, the voltage gain is only 1.5 and the total standing voltage (TSV) is also high. The authors of [\[19\] c](#page-10-8)an generate the necessary levels with a voltage gain of six. The voltage stress across all 29 switches is limited to the input voltage, despite the high number of switches. The 13L topology presented in [\[20\] h](#page-10-9)as limited the voltage stress across the switches to 4 times the input voltage using 14 switches, but the voltage gain is 3 and the number of capacitors required is also higher at 4. Using 15 switches and 3 capacitors, topology presented in [\[21\] de](#page-10-10)monstrated a 13L

inverter with a maximum switch stress equal to 3 times the input voltage. By using fifteen switches, authors in [\[22\] ha](#page-10-11)ve presented a six times boosted 13L inverter. The number of switches is further reduced to thirteen in $[23]$, $[24]$, and $[25]$ with a gain of six, and the maximum switch stress is six times the input voltage. The maximum switch stress increases as the number of switches are reduced.

Thus, switch stress, number of switches, number of capacitors and their ratings, and voltage gain, all play an important role for optimal selection of a converter in a particular application. Keeping these points in view a high gain inverter with low switch stress is proposed in this article. The major contribution of the proposed topology and modulation method are as follows.

- The proposed topology utilizes only one dc source, 14 switches, one diode and 3 capacitors for its operation at a voltage gain of 6.
- Three pairs of the switches are complementary, thus reducing the number of driver circuits and complexity.
- Voltage stress across the switches is limited to 4 times the input voltage.
- Since the proposed topology is self-balancing, no additional sensor circuits or capacitor voltage balancing methods are required.
- It also has inductive load ability. These features make it suitable for low-voltage source applications such as PV and fuel cells.

The circuit configuration, its working operation, and capacitors' self-voltage balancing are discussed in Section [II.](#page-1-0) Nearest Level Control (NLC) technique is presented in Section [III.](#page-4-0) Comparison of the proposed topology with the state-of-the-art topologies is presented in section \bf{IV} . Section [V](#page-5-0) discusses the power loss analysis. Simulation and experimental results for different loading conditions are discussed in section [V.](#page-5-0) Finally, Section [VI](#page-5-1) concludes this article.

II. PROPOSED 13L SCMLI TOPOLOGY

This section discusses the circuit diagram of the proposed 13 level inverter, its working principle, and capacitor selfvoltage balancing.

A. CIRCUIT DESCRIPTION

The circuit diagram of the proposed topology is shown in Fig. [1 \(c\).](#page-2-0) It is derived from the topologies presented in [\[5\]](#page-9-4) and $[26]$ as shown in Fig. [1 \(a\)](#page-2-0) and Fig. [1 \(b\).](#page-2-0) The dc supply used in $[25]$ is replaced with the SPSC Unit-I $[27]$. It consists of a single dc sources, 12 unidirectional switches (S_1-S_{12}) out which 2 are reverse blocking (S_7, S_8) , 1 bidirectional switch (S_{13}) , 3 capacitor (C_1, C_2, C_3) , and 1 diode. The switch pairs (S_1, S_2) , (S_9, S_{10}) , and (S_{11}, S_{12}) are complementary to each other, thus reducing the control complexity and reducing the number of drivers. Capacitor C_1 is charged to V_{dc} (input supply), by only switching ON S_4 , as C_1 comes in parallel to dc source through the diode. Capacitors C_2 and C_3 are charged to $2V_{dc}$ by adding the voltages of charged capacitor

FIGURE 1. Circuit topology (a) presented in [\[5\] \(b\)](#page-9-4) presented in [\[26\] \(c](#page-10-15)) proposed 13L SCMLI.

 C_1 and dc source. Thus 13 output levels are generated with a peak voltage of $6V_{dc}$. Keeping in mind that the suggested topology has a voltage gain of 6, the maximum blocking voltage that may be applied across the switches is restricted to being no more than four times the input voltage. This is one of the merits of the proposed topology.

B. WORKING PRINCIPLE AND CAPACITOR SELF-VOLTAGE **BALANCE**

The following section discusses the working of the different operating states of the proposed 13L topology. Fig. [2](#page-3-0) and Table [1](#page-3-1) demonstrate the conduction paths for positive levels and the switching states for all the 13 levels of the topology. Taking positive levels into consideration,

 $0th level (0_{Vdc})$: The load terminals are shorted through the switches S_1 , S_7 , and S_{11} as shown in Fig. [2 \(a\).](#page-3-0)

 I^{st} *level* (+ V_{dc}) : Voltage across C₁, V_{dc} is reflected at the output by turning ON the switches S_1 , S_4 , S_6 , S_9 and S_{11} as shown in Fig. [2 \(b\).](#page-3-0) In the same state charging of capacitor C_1 also takes place through diode and S_4 .

 2^{nd} *level* (+2 V_{dc}) : In the second state, voltage across C_1 , V_{dc} and dc source is added and is reflected at the output by turning ON the switches S_1 , S_3 , S_8 , and S_{12} . In this state, capacitor C_3 is also getting charged by turning ON the switch S_5 , and S_{13} as shown in Fig. [2 \(c\).](#page-3-0) Turning ON S_5 , and S¹³ also helps in providing reverse current path in case of inductive loading.

 3^{rd} *level* (+3 V_{dc}) : The voltage across C₁ and C₃ are added in series by turning ON S_1 , S_4 , S_6 , S_{12} , and S_{13} , thus delivering $3V_{dc}$ at the output. C_1 is also being charged as switch S₄ is ON.

 4^{th} *level* ($+4V_{dc}$) : In this level, voltage across C₁ and C₂ are added in series with the dc source delivering $4V_{dc}$ at the

output via the switches S_1 , S_3 , S_6 , S_{12} , and S_{13} . S_7 is also turned ON in order to provide path for charging of C_2 .

5th level: Here, capacitors C_1 , C_2 and C_3 are in series through the switches S_1 , S_4 , S_6 , S_9 , and S_{12} , thus delivering $5V_{dc}$ at the output. C_1 is also getting charged in this level as S₄ is in ON state.

 $6th level:$ In this level, C₁, C₂ and C₃ are in series with the dc source through the switches S_1 , S_3 , S_6 , S_9 , and S_{12} . Thus, output voltage of $6V_{dc}$ is obtained as shown in Fig. [2 \(g\).](#page-3-0)

In a similar manner, it is possible to quickly visualize all 13 switching states by using the switching table that is presented in Table [1.](#page-3-1) One of this configuration's strengths is that it has a voltage gain of 6, since input dc source is of voltage V_{dc} and the maximum output voltage is $6V_{dc}$. When designing an MLI topology, one of the most significant factors to take into account is the voltage stress across switches which also affects the total standing voltage, abbreviated as TSV. It is defined as the aggregate of the highest voltage stress that develops across the switch at each and every output level. Switches S_3 , and S_4 are experiencing maximum voltage stress of V_{dc} , while switches S_1 , S_2 , S_5 , S_6 , and S_{13} withstand voltage stress of $2V_{dc}$, and the voltage stress across the switches S_7-S_{12} are $4V_{dc}$ as shown in Fig. [3.](#page-4-2) Voltage stress across all the switches for all the thirteen levels are demonstrated in Fig. [3](#page-4-2) with the help of stacked 3D bar graph. The sum of all switch stresses, regardless of level, never exceed $21V_{dc}$. TSV of the proposed topology is $34V_{dc}$, and TSV_{pu} is 5.67 (34/6).

The voltages of all the three capacitors are self-balanced to the appropriate levels when they are connected in parallel to the source and in series with the load at separate times. This allows the capacitors to maintain their required voltage levels. Because both the time constant and the total parasitic resistance of the charging loops are relatively low, there is

FIGURE 2. Conduction state for all the positive states.

TABLE 1. Switching states for the proposed 13L topology.

S_1	S ₂	S_3	S_4	S_5	S_6	S_7	S_8	S_9	S_{10}	S_{11}	S_{12}	S_{13}	C_1	C ₂	C_3	$(^{\ast} \mathrm{V}_{\mathrm{dc}})$
	$\mathbf{0}$		$\mathbf{0}$	$\overline{0}$		$\mathbf{0}$	$\mathbf{0}$		$\overline{0}$	$\overline{0}$		$\overline{0}$	D	D	D	$+6$
	$\mathbf{0}$	θ		Ω		Ω	θ		$\mathbf{0}$	$\mathbf{0}$		θ	C	D	D	$+5$
	$\mathbf{0}$		$\overline{0}$	$\overline{0}$			$\overline{0}$	$\overline{0}$	$\overline{0}$	$\mathbf{0}$			D	\mathcal{C}	D	$+4$
	$\mathbf{0}$	θ		$\mathbf{0}$		$\mathbf{0}$	Ω	$\overline{0}$	$\mathbf{0}$	$\mathbf{0}$			C	N	D	$+3$
	$\mathbf{0}$		$\overline{0}$		$\overline{0}$	$\mathbf{0}$		$\overline{0}$	$\mathbf{0}$	$\overline{0}$			D	N	\mathcal{C}	$+2$
	$\mathbf{0}$	Ω		θ		θ	Ω		$\mathbf{0}$		θ	θ	$\mathbf C$	$\mathbf N$	N	$+1$
	θ	θ	θ	θ	$\overline{0}$		θ	$\overline{0}$	Ω		$\mathbf{0}$	θ	N	N	N	$+0$
$\mathbf{0}$		θ	θ	$\mathbf{0}$	$\overline{0}$	θ		$\mathbf{0}$	$\mathbf{0}$	0		$\overline{0}$	N	N	N	-0
θ		$\mathbf{0}$			$\overline{0}$	$\mathbf{0}$	$\overline{0}$	$\mathbf{0}$		$\overline{0}$		$\overline{0}$	C	N	N	$^{-1}$
θ			θ	$\mathbf{0}$			Ω	θ	$\mathbf{0}$		$\mathbf{0}$		D	$\mathbf C$	N	-2
θ		θ			$\overline{0}$	$\mathbf{0}$	θ	θ	$\mathbf{0}$		$\mathbf{0}$		\mathcal{C}	$\mathbf D$	N	-3
θ			θ		$\overline{0}$	$\mathbf{0}$		θ	$\mathbf{0}$		$\mathbf{0}$		D	D	$\mathbf C$	-4
θ		$\mathbf{0}$			$\overline{0}$	$\mathbf{0}$	$\overline{0}$	$\mathbf{0}$			$\mathbf{0}$	$\overline{0}$	C	D	D	-5
$\mathbf{0}$			Ω		$\overline{0}$	Ω		θ			Ω	θ	D	D	D	—რ

*C-Charging, D-Discharging, N- No change

always enough time for the capacitors to get fully charged regardless of the voltage level. For evaluating the optimum

value of capacitors, the longest discharging time (LDT) of the capacitors is to be calculated [\[2\], \[](#page-9-1)[28\], \[](#page-10-17)[29\]. T](#page-10-18)he total

IEEE Access®

FIGURE 3. Voltage stresses on different components for each levels.

FIGURE 4. Nearest level control waveform synthesis.

discharge of capacitor *C* during the LDT interval $[t_1, t_2]$ is computed using the following formula,

$$
\Delta Q_C = \frac{1}{2\pi f} \int_{t_1}^{t_2} i_L(t) dt
$$
 (1)

where f represents the output voltage frequency, and i_L is the load current. From equation [\(1\)](#page-4-3), the value of capacitance can be calculated as,

$$
C = \frac{1}{2\pi f \ast \Delta V_C} \int_{t_1}^{t_2} i_L(t) dt
$$
 (2)

III. NEAREST LEVEL MODULATION

In the case of multilevel inverters, a wide variety of modulation strategies have been researched, evaluated, and implemented. In high-power applications, the most recommended modulation techniques include optimal switching, selective harmonic elimination (SHE), and nearest level control (NLC). In the SHE approach, nonlinear transcendental equations are used analytically to minimize lower-order harmonics. The trigonometric terms of the equation yield many

FIGURE 5. Switching loss distribution for different components.

sets of alternating angles. The most challenging component of SHE is the solution of transcendental equations due to their complexity. In order to discover the optimal switching angles in open loop systems, these equations can be solved using various soft computing techniques. However, implementation in closed loop applications is extraordinarily difficult. In applications involving high voltage, the nearest level control methods are utilized. The NLC technique is applied in this case as part of the proposed design in order to control the switches and produce the output waveform that is required. The objective is to implement the NLC method in an inverter with a large number of levels so as to reduce and simplify the processor's calculation. The NLC method's operational mechanism is depicted in Fig. [4.](#page-4-4) A sampled waveform is generated by making a comparison between a reference sinusoidal waveform and the waveform that is intended for output. The resulting waveform is then rounded off to the nearest level and compared using the switching logic shown in Table [1,](#page-3-1) in order to generate switching signals for the respective IGBTs.

IV. COMPARATIVE ANALYSIS

In this section, a comparison is made between the proposed 13 level SCMLI topology and various SCMLI configurations reported in the literature having one dc source. The comparison is conducted with respect to parameters such as $N_{sw} =$ number of switches, N_{dd} = number of discrete diodes, N_{dr} = number of gate drivers, G= voltage gain, N_c = number of capacitors, N_T = total number of components, TSV_{pu} = total standing voltage per unit, $TCV =$ total capacitor voltage, $MBV=$ maximum blocking voltage, $VRC =$ voltage rating of capacitors, η = efficiency, THD = total harmonic distortion. The Table [3](#page-9-10) shows the comparison of the proposed topology with existing single source 13 level state-of-the-art topologies.

The total number of components (switches, gate drivers, diodes, capacitors) utilized in $[6]$, $[24]$, $[30]$, and $[31]$ is lesser than the proposed topology. However, the maximum blocking voltage of the switch is 6 in $\left[30\right]$ compared to 4 in the proposed topology and the voltage gain of [\[6\] is 3](#page-9-5), while for the proposed topology it is 6. Also, TCV of the topology presented in $[31]$ is 8 with two of the capacitors

FIGURE 6. Conduction loss distribution for different components.

having a voltage rating of $3V_{dc}$. The voltage gain of the proposed topology and the topologies presented in [\[19\], \[](#page-10-8)[21\],](#page-10-10) [\[22\],](#page-10-11) [\[23\], \[](#page-10-12)[24\], \[](#page-10-13)[25\], \[](#page-10-14)[30\],](#page-10-19) [\[31\], \[](#page-10-20)[32\], a](#page-10-21)nd [\[33\] is](#page-10-22) 6, while rest of the topologies have a voltage gain of 3. In [\[30\], t](#page-10-19)wo pair of capacitors having a voltage rating of V_{dc} and $3V_{dc}$ are required having total capacitor voltage of 8, while the proposed topology requires one capacitor with voltage rating of V_{dc} and two capacitors with a voltage rating of $2V_{dc}$, thus having total capacitor voltage of 5. The total capacitor voltage of the topology presented in [\[6\] is l](#page-9-5)owest at 2. The proposed topology has a TSV_{pu} of 6, which is in line with existing topologies. TSV_{pu} is the ratio of the total standing voltage to the maximum output voltage. The output voltage THD of the proposed topology is also lowest at 5.27%, only after [\[5\]](#page-9-4) which has an output voltage THD of 4.2%. Only one diode is used in the proposed topology. Lesser number of diodes helps in providing paths for reverse current in case of inductive loading. Topologies in [\[5\] an](#page-9-4)d [\[30\] h](#page-10-19)ave four diodes, while [\[32\] h](#page-10-21)as 3 diodes. The efficiency of the proposed inverter is also maximum compared to other topologies at 97.4%. Thus the proposed topology performs better in respect to most of the topologies taken for comparison in Table [2.](#page-8-0) Cost function (CF) defined in [\[25\] is](#page-10-14) slightly modified to take into consideration of the voltage gain by taking TSV_{pu} ,

$$
CF = \frac{(N_{sw} + N_{dr} + N_{dd} + N_c + TSV_{pu} + TCV)}{13}
$$
 (3)

The lowest CF is 2.82 for the topology presented in [\[6\], wh](#page-9-5)ile it is 3.23 for the proposed topology, which is comparable to other topologies listed in Table [2.](#page-8-0)

V. POWER LOSS ANALYSIS

The switching loss is incurred by the non-ideal behavior of the switching devices and can be computed using a linear approximation of the voltage and current during the turn-on and turn-off periods [\[5\], \[8](#page-9-4)[\]. Th](#page-9-7)e switching losses of the active switches can be obtained as,

Switching loss during turn-off,

$$
P_{S,on,k} = f \int_{0}^{t_{on}} v(t) i(t) dt = \frac{1}{6} f V_{s,k} I_{on} t_{on}
$$
 (4)

Switching loss during turn-off,

$$
P_{S,off,k} = f \int_{0}^{t_{off}} v(t) i(t) dt = \frac{1}{6} f V_{s,k} I_{off} t_{off}
$$
 (5)

where I_{on} and I_{off} are the currents flowing through the kth switch during turn-on and before turn-off, respectively, f is the switching frequency, and $V_{s,k}$ is the voltage stress across the kth switch. The switching loss of all the fourteen switches may be calculated by multiplying the number of ON (*Non*) and OFF (N_{off}) switching states in a cycle with (2) and (3) respectively, yielding [\(4\)](#page-5-3):

$$
P_S = \sum_{k=1}^{14} \left(\sum_{m=1}^{N_{on}} P_{S,on,km} + \sum_{m=1}^{N_{off}} P_{S,off,km} \right) \tag{6}
$$

The t_{on} and t_{off} are related to the switch used, whereas $V_{s,k}$ is dependent on the inverter circuit design. The proposed topology has lower switch stress restricted to four times the input voltage, thus reducing the switching loss. Also, Non and N_{off} are low for the proposed topology as S_1 and S_2 are either switched OFF or ON in a complete half cycle, and other switches $(S_9, S_{10}, S_{11}, S_{12})$ also have lesser number of switching, resulting in reduced switching loss.

Conduction loss is mostly caused by the on-state resistances and the forward voltage drop across the devices in the load current route [\[34\], \[](#page-10-23)[35\]. W](#page-10-24)hen the load current reaches its maximum value, the voltage stress across the switches and the conduction loss both peak to their extremes. The number of conducting devices in the highest level should be kept low to reduce this impact. According to the proposed topology, the number of conducting devices in the $6th$ level is 5 , which is lower than the other topologies. So, the proposed topology is more efficient now that these two major losses have been minimized. The power loss in the converter's various parts has been calculated using the Plecs software. Capacitor ESR (equivalent series resistance) losses are also included in conduction loss by taking internal resistance of 0.1 ohm [\[36\],](#page-10-25) [\[37\]. R](#page-10-26)esistive loading ($R=100\Omega$) is used to calculate the total power loss of the proposed MLI across all switches. Conduction loss and switching loss together account for the entire power loss. The switching loss distribution of various components at an output power of 200W is shown in Fig. [5.](#page-4-6) The conduction loss distribution of various components for the same power is shown in Fig. [6.](#page-5-4) The total switching loss amounts to 0.1012W, while the total conduction loss amounts to 5.259W. The total loss at 200W is 5.34W, which gives an efficiency of 97.4%. Efficiency is thus obtained by using the formula,

$$
r_l = \frac{output\ power}{output\ power + losses} \times 100\% \tag{7}
$$

VI. SIMULATION AND EXPERIMENTAL VALIDATION

This section discusses the simulation study and experimental validation of the proposed topology.

FIGURE 7. Simulation results of the proposed topology. Output voltage, output current and capacitor voltages for (a) resistive load (b) inductive load (c) sudden change in supply voltage, Output voltage, capacitor currents and input source current (d) without inductor (e) with inductor.

A. SIMULATION RESULTS

A model of the thirteen-level inverter is built in MAT-LAB/Simulink using the values from Table [3](#page-9-10) to validate and investigate the effectiveness of the proposed inverter. It is presumed that the switches are real. The simulated output voltage, current, and capacitor voltages for the pure resistive and inductive loads are displayed in Fig. [7 \(a\)](#page-6-0) and Fig. [7 \(b\),](#page-6-0) respectively. Fig. [7 \(c\)](#page-6-0) shows the satisfactory performance

FIGURE 7. (Continued.) Simulation results of the proposed topology. Output voltage, output current and capacitor voltages for (a) resistive load (b) inductive load (c) sudden change in supply voltage, Output voltage, capacitor currents and input source current (d) without inductor (e) with inductor.

of the proposed inverter for the sudden change in supply voltage. The results show that with a single 50V supply, the proposed topology can generate a 13-level output waveform having a step voltage of 50V and a peak voltage of about 300V, which also verifies the voltage gain of 6. Self-balancing of the capacitor voltages and reduced voltage ripple features are also depicted in the waveforms. Fig. [7 \(d\)](#page-6-0) and Fig. [7 \(e\)](#page-6-0) show the output voltage, all the three capacitor currents, and input source current without and with utilizing the suitable inductor, respectively. The results show a remarkable difference in the source current and the capacitor currents after the utilization of a suitable inductor.

B. EXPERIMENTAL RESULTS

The proposed 13L SCMLI topology was experimentally verified. Experimental prototype used to validate the proposed topology is shown in Fig. [8.](#page-7-0) The components used and their specifications are given in Table [3.](#page-9-10) The circuit consists of an insulated-gate bipolar transistor (FGA25N120). While generating gate signals for individual IGBTs, a TLP-250-based

FIGURE 8. Experimental prototype.

gate driver circuit is used. The proposed inverter relies on gating signals sent from a digital signal processor (DSP), specifically a Texas Instruments TMS320F28379D.

TABLE 2. Comparison with single sorce 13L SCMLI topologies.

* N_{sw}, N_{dr}, G, N_{dd}, N_c, N_T, TCV, MBV, TSV, VRC, η , THD, [P]: indicates the number of switches, drivers, voltage gain, discrete diodes, capacitors, total components, total capacitor voltage, maximum blocking voltage (switch stress) across switches, total standing voltage, voltage rating of capacitors, maximum efficiency, output voltage total harmonic distortion, proposed topology

FIGURE 9. Hardware results of the proposed topology (a) output voltage and current for a resistive load of 750 (b) output voltage and current for an inductive load of R=75Ω, L=100mH (c) output voltage, and voltage across capacitors C₁, C₂, and C₃ (d) output waveform for dynamic load change (e) output waveform for modulation index change (f) output voltage and current through capacitors C**¹** ,and C**²** .

The output voltage and current waveform for a resistive load of 75 ohms is shown in Fig. [9 \(a\).](#page-8-1) Based on the applied

DC input voltage of 50V, the peak output voltage is almost 300V, confirming the claimed voltage boost of 6. Output volt-

TABLE 3. Simulation and experimental circuit parameters.

Parameters	Simulation	Hardware
Input Voltage	50 V	50 V
IGBT	IGBT	1200 V/25 A (FGA25N120)
Diode	diode	Diode 160D40R
Driver		10-35 V/ \pm 1.5 A
		(TLP 250)
Controller		TMS320F28379D
Output Frequency	50 Hz	50 Hz
Capacitors: C_1	2200 µF	2200 µF/250 V
C_2, C_3		
$R-L$ Load	$75 \Omega - 150 \text{ mH}$	$75 \Omega - 100 \text{ mH}$

FIGURE 10. Efficiency versus output power of the proposed 13L inverter.

age and current for an inductive load of $R=75\Omega$, $L=100mH$ is shown in Fig. [9 \(b\).](#page-8-1) The current waveform is sinusoidal and lagging as expected for the inductive load. Output voltage and the three capacitor voltages are shown in Fig. [9 \(c\)](#page-8-1) for the same resistive load. Voltage across C_1 is about 50V (same as input DC voltage source) and the voltage across C_2 and C_3 are around 100V (twice the input DC voltage source). Fig. [9 \(d\)](#page-8-1) depicts the inverter's output waveform during a dynamic load change test, in which the load is suddenly halved from 75Ω . It can be observed that the output waveform is stable after the load change. Output waveform when the modulation index (MI) is changed from 1 to 0.8 to 0.6 has been shown in Fig. [9 \(e\).](#page-8-1) Capacitor currents of C_1 and C_2 are shown along with the output voltage in Fig. $9(f)$. The capacitor currents are reduced by adding a suitable inductor in the charging loop as shown in Fig[.1 \(c\).](#page-2-0) It is remarkable to note that the inductor place is common for the charging paths of all the three capacitors. Also, a power diode has been connected in parallel with the inductor to make sure that the currents going in the opposite direction have a way to flow freely.

In addition, the efficiency of the proposed inverter has been measured as the pure resistive load is changed from 50Ω to 1000Ω and is shown in Fig. [10.](#page-9-11) The maximum efficiency

achieved is relatively high at 97.4% at an output power of 200W. The efficiency of the experimental prototype is almost similar to the measured one as shown in Fig. [10.](#page-9-11) The maximum efficiency achieved for the experimental prototype is 96.5%.

VII. CONCLUSION

In this paper, a 13-level sextuple boost inverter with reduced switch stress and self-voltage balancing capability of capacitors is proposed. The proposed SCMLI only needs one DC source, three capacitors, fourteen switches, and one diode to generate the desired single-phase ac output voltage with voltage gain of 6. Further, the maximum voltage stress across the switches is limited to 4 times the input voltage. The proposed scheme is able to reduce the THD of the output voltage up to 5.27% of the fundamental value of output voltage which is in agreement with IEEE standards. By contrasting the proposed SCMLI with state-of-the-art topologies from the literature, the most important aspects of the latter are brought to light. The viability of the proposed converter configuration is verified through experimental results captured using an experimental prototype. At 200 W of output power, the converter reaches its maximum efficiency of 97.4%. The proposed topology is a practical choice for high-current, lowvoltage applications like solar PV and fuel cell systems.

REFERENCES

- [\[1\] M](#page-0-0). Chen, Y. Yang, P. C. Loh, and F. Blaabjerg, "A single-source nine-level boost inverter with a low switch count,'' *IEEE Trans. Ind. Electron.*, vol. 69, no. 3, pp. 2644–2658, Mar. 2022, doi: [10.1109/TIE.2021.3065609.](http://dx.doi.org/10.1109/TIE.2021.3065609)
- [\[2\] S](#page-0-1). S. Lee, Y. Yang, Y. P. Siwakoti, and K.-B. Lee, ''A novel boost cascaded multilevel inverter,'' *IEEE Trans. Ind. Electron.*, vol. 68, no. 9, pp. 8072–8080, Sep. 2021, doi: [10.1109/TIE.2020.3016252.](http://dx.doi.org/10.1109/TIE.2020.3016252)
- [\[3\] M](#page-0-2). F. Talooki, M. Rezanejad, R. Khosravi, and E. Samadaei, ''A novel high step-up switched-capacitor multilevel inverter with self-voltage balancing,'' *IEEE Trans. Power Electron.*, vol. 36, no. 4, pp. 4352–4359, Apr. 2021, doi: [10.1109/TPEL.2020.3019223.](http://dx.doi.org/10.1109/TPEL.2020.3019223)
- [\[4\] M](#page-1-1). R. Hussan, A. Sarwar, M. D. Siddique, A. Iqbal, and B. Alamri, ''A cross connected asymmetrical switched-capacitor multilevel inverter,'' *IEEE Access*, vol. 9, pp. 96416–96429, 2021, doi: [10.1109/ACCESS.2021.3093826.](http://dx.doi.org/10.1109/ACCESS.2021.3093826)
- [\[5\] K](#page-1-2). P. Panda, P. R. Bana, and G. Panda, ''A reduced device count single DC hybrid switched-capacitor self-balanced inverter,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 3, pp. 978–982, Mar. 2021, doi: [10.1109/TCSII.2020.3018333.](http://dx.doi.org/10.1109/TCSII.2020.3018333)
- [\[6\] P](#page-1-3). Bhatnagar, A. K. Singh, K. K. Gupta, and Y. P. Siwakoti, "A switchedcapacitors-based 13-level inverter,'' *IEEE Trans. Power Electron.*, vol. 37, no. 1, pp. 644–658, Jan. 2022, doi: [10.1109/TPEL.2021.3098827.](http://dx.doi.org/10.1109/TPEL.2021.3098827)
- [\[7\] M](#page-1-4). I. Sarwar, A. Sarwar, S. A. Farooqui, M. Tariq, M. Fahad, A. R. Beig, and B. Alamri, ''A hybrid nearest level combined with PWM control strategy: Analysis and implementation on cascaded H-bridge multilevel inverter and its fault tolerant topology,'' *IEEE Access*, vol. 9, pp. 44266–44282, 2021, doi: [10.1109/ACCESS.2021.3058136.](http://dx.doi.org/10.1109/ACCESS.2021.3058136)
- [\[8\] C](#page-1-5). Dhanamjayulu, S. Padmanaban, J. B. Holm-Nielsen, and F. Blaabjerg, ''Design and implementation of a single-phase 15-level inverter with reduced components for solar PV applications,'' *IEEE Access*, vol. 9, pp. 581–594, 2021, doi: [10.1109/ACCESS.2020.3046477.](http://dx.doi.org/10.1109/ACCESS.2020.3046477)
- [\[9\] S](#page-1-6). M. Amrr, J. Ahmad, S. A. Waheed, A. Sarwar, A. S. Saidi, and M. Nabi, ''Finite-time adaptive sliding mode control of a power converter under multiple uncertainties,'' *Frontiers Energy Res.*, vol. 10, p. 580, May 2022, doi: [10.3389/fenrg.2022.901606.](http://dx.doi.org/10.3389/fenrg.2022.901606)
- [\[10\]](#page-1-7) R. Singh, S. M. Amrr, and M. S. J. Asghar, "Supervisory control strategy for the effective solar energy utilization in a residential microgrid system using a cost-effective controller,'' *Int. J. Electr. Power Energy Syst.*, vol. 132, Nov. 2021, Art. no. 107170, doi: [10.1016/j.ijepes.2021.107170.](http://dx.doi.org/10.1016/j.ijepes.2021.107170)
- [\[11\]](#page-1-8) R. Marusarz, "A switched capacitor, inductorless DC to AC voltage step-up power converter,'' in *Proc. 20th Annu. IEEE Power Electron. Spec. Conf.*, vol. 1, Jun. 1989, pp. 99–103, doi: [10.1109/PESC.1989.48478.](http://dx.doi.org/10.1109/PESC.1989.48478)
- [\[12\]](#page-1-9) M. Tayyab, A. Sarwar, I. Khan, M. Tariq, M. R. Hussan, S. Murshid, and W. Alhosaini, ''A single source switched-capacitor 13-level inverter with triple voltage boosting and reduced component count,'' *Electronics*, vol. 10, no. 19, pp. 1-14, 2021, doi: 10.3390/electronics10192321
- [\[13\]](#page-1-10) E. Samadaei, M. Kaviani, and K. Bertilsson, ''A 13-levels module (*K*-type) with two DC sources for multilevel inverters,'' *IEEE Trans. Ind. Electron.*, vol. 66, no. 7, pp. 5186–5196, Jul. 2019, doi: [10.1109/TIE.2018.](http://dx.doi.org/10.1109/TIE.2018.2868325) [2868325.](http://dx.doi.org/10.1109/TIE.2018.2868325)
- [\[14\]](#page-1-11) M. Samizadeh, X. Yang, B. Karami, W. Chen, F. Blaabjerg, and M. Kamranian, ''A new topology of switched-capacitor multilevel inverter with eliminating leakage current,'' *IEEE Access*, vol. 8, pp. 76951–76965, 2020, doi: [10.1109/ACCESS.2020.2983654.](http://dx.doi.org/10.1109/ACCESS.2020.2983654)
- [\[15\]](#page-1-12) J. Zeng, W. Lin, D. Cen, and L. Junfeng, ''Novel *K*-type multilevel inverter with reduced components and self-balance,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 4, pp. 4343–4354, Dec. 2020, doi: [10.1109/JESTPE.2019.2939562.](http://dx.doi.org/10.1109/JESTPE.2019.2939562)
- [\[16\]](#page-1-13) W. Lin, J. Zeng, J. Liu, Z. Yan, and R. Hu, "Generalized symmetrical step-up multilevel inverter using crisscross capacitor units,'' *IEEE Trans. Ind. Electron.*, vol. 67, no. 9, pp. 7439–7450, Sep. 2020, doi: [10.1109/TIE.2019.2942554.](http://dx.doi.org/10.1109/TIE.2019.2942554)
- [\[17\]](#page-1-14) M. R. Hussan, A. Sarwar, M. D. Siddique, S. Mekhilef, S. Ahmad, M. Sharaf, M. Zaindin, and M. Firdausi, ''A novel switched-capacitor multilevel inverter topology for energy storage and smart grid applications,'' *Electronics*, vol. 9, no. 10, p. 1703, Oct. 2020, doi: [10.3390/electron](http://dx.doi.org/10.3390/electronics9101703)[ics9101703.](http://dx.doi.org/10.3390/electronics9101703)
- [\[18\]](#page-1-15) M. R. Hussan, A. Sarwar, I. Khan, M. Tariq, M. Tayyab, and W. Alhosaini, ''An eleven-level switched-capacitor inverter with boosting capability,'' *Electronics*, vol. 10, no. 18, p. 2262, Sep. 2021, doi: [10.3390/electron](http://dx.doi.org/10.3390/electronics10182262)[ics10182262.](http://dx.doi.org/10.3390/electronics10182262)
- [\[19\]](#page-1-16) A. Taghvaie, J. Adabi, and M. Rezanejad, "A self-balanced stepup multilevel inverter based on switched-capacitor structure,'' *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 199–209, Jan. 2017, doi: [10.1109/TPEL.2017.2669377.](http://dx.doi.org/10.1109/TPEL.2017.2669377)
- [\[20\]](#page-1-17) S. Chen, Y. Ye, T. Hua, and X. Wang, "Self-balanced switchedcapacitor multilevel inverter with asymmetric double-wing structure,'' *Int. J. Electr. Power Energy Syst.*, vol. 133, Dec. 2021, Art. no. 107295, doi: [10.1016/j.ijepes.2021.107295.](http://dx.doi.org/10.1016/j.ijepes.2021.107295)
- [\[21\]](#page-1-18) V. Anand and V. Singh, "A 13-level switched-capacitor multilevel inverter with single DC source,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 2, pp. 1575–1586, Apr. 2022, doi: [10.1109/JESTPE.2021.3077604.](http://dx.doi.org/10.1109/JESTPE.2021.3077604)
- [\[22\]](#page-1-19) K. M. Kim, J. K. Han, and G. W. Moon, "A high step-up switchedcapacitor 13-level inverter with reduced number of switches,'' *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2505–2509, Mar. 2021, doi: [10.1109/TPEL.2020.3012282.](http://dx.doi.org/10.1109/TPEL.2020.3012282)
- [\[23\]](#page-1-20) P. Panda, P. R. Bana, and G. Panda, ''A switched-capacitor self-balanced high-gain multilevel inverter employing a single DC source,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 12, pp. 3192–3196, Dec. 2020, doi: [10.1109/TCSII.2020.2975299.](http://dx.doi.org/10.1109/TCSII.2020.2975299)
- [\[24\]](#page-1-21) N. Sandeep, "A 13-level switched-capacitor-based boosting inverter," *IEEE Trans. Circuits Syst. II, Exp. Briefs.*, vol. 68, no. 3, pp. 998–1002, Mar. 2021, doi: [10.1109/TCSII.2020.3017338.](http://dx.doi.org/10.1109/TCSII.2020.3017338)
- [\[25\]](#page-1-22) Y. Ye, G. Zhang, X. Wang, Y. Yi, and K. W. E. Cheng, "Self-balanced switched-capacitor thirteen-level inverters with reduced capacitors count,'' *IEEE Trans. Ind. Electron.*, vol. 69, no. 1, pp. 1070–1076, Jan. 2022, doi: [10.1109/TIE.2021.3050378.](http://dx.doi.org/10.1109/TIE.2021.3050378)
- [\[26\]](#page-0-3) M. D. Siddique, M. F. Karim, S. Mekhilef, M. Rawa, M. Seyedmahmoudian, B. Horan, A. Stojcevski, and M. Ahmed, ''Single-phase boost switched-capacitor-based multilevel inverter topology with reduced switching devices,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 4, pp. 4336–4346, Aug. 2022, doi: [10.1109/JESTPE.2021.3129063.](http://dx.doi.org/10.1109/JESTPE.2021.3129063)
- [\[27\]](#page-1-23) R. Barzegarkhoo, M. Forouzesh, S. S. Lee, F. Blaabjerg, and Y. P. Siwakoti, ''Switched-capacitor multilevel inverters: A comprehensive review,'' *IEEE Trans. Power Electron.*, vol. 37, no. 9, pp. 11209–11243, Sep. 2022, doi: [10.1109/TPEL.2022.3164508.](http://dx.doi.org/10.1109/TPEL.2022.3164508)
- [\[28\]](#page-3-2) T. Roy and P. K. Sadhu, "A step-up multilevel inverter topology using novel switched capacitor converters with reduced components,'' *IEEE Trans. Ind. Electron.*, vol. 68, no. 1, pp. 236–247, Jan. 2021, doi: [10.1109/TIE.2020.2965458.](http://dx.doi.org/10.1109/TIE.2020.2965458)
- [\[29\]](#page-3-3) P. R. Bana, K. P. Panda, S. Padmanaban, and G. Panda, ''Extendable switched-capacitor multilevel inverter with reduced number of components and self-balancing capacitors,'' *IEEE Trans. Ind. Appl.*, vol. 57, no. 3, pp. 3154–3163, May 2021, doi: [10.1109/TIA.2020.3018422.](http://dx.doi.org/10.1109/TIA.2020.3018422)
- [\[30\]](#page-4-7) Y. Ye, S. Chen, X. Wang, and K.-W. E. Cheng, "Self-balanced 13-level inverter based on switched capacitor and hybrid PWM algorithm,'' *IEEE Trans. Ind. Electron.*, vol. 68, no. 6, pp. 4827–4837, Jun. 2021, doi: [10.1109/TIE.2020.2989716.](http://dx.doi.org/10.1109/TIE.2020.2989716)
- [\[31\]](#page-4-8) K. Jena, ''A 6X-voltage-gain 13-level inverter with self-balanced switchedcapacitors,'' *CPSS Trans. Power Electron. Appl.*, vol. 7, no. 1, pp. 94–102, Mar. 2022, doi: [10.24295/CPSSTPEA.2022.00009.](http://dx.doi.org/10.24295/CPSSTPEA.2022.00009)
- [\[32\]](#page-5-5) S. Islam, M. D. Siddique, A. Iqbal, and S. Mekhilef, ''A 9- and 13-level switched-capacitor-based multilevel inverter with enhanced self-balanced capacitor voltage capability,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 6, pp. 7225–7237, Dec. 2022, doi: [10.1109/JESTPE.2022.3179439.](http://dx.doi.org/10.1109/JESTPE.2022.3179439)
- [\[33\]](#page-5-6) F. Esmaeili, H. R. Koofigar, and H. Qasemi, "A novel single-phase multilevel high-gain inverter with low voltage stress,'' *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 5, pp. 6084–6092, Oct. 2022, doi: [10.1109/JESTPE.2022.3166233.](http://dx.doi.org/10.1109/JESTPE.2022.3166233)
- [\[34\]](#page-5-7) Y. Wang, Y. Yuan, G. Li, Y. Ye, K. Wang, and J. Liang, "A T-type switchedcapacitor multilevel inverter with low voltage stress and self-balancing,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 5, pp. 2257–2270, May 2021, doi: [10.1109/TCSI.2021.3060284.](http://dx.doi.org/10.1109/TCSI.2021.3060284)
- [\[35\]](#page-5-8) M. A. Hosseinzadeh, M. Sarebanzadeh, E. Babaei, M. Rivera, and P. Wheeler, ''A switched-DC source sub-module multilevel inverter topology for renewable energy source applications,'' *IEEE Access*, vol. 9, pp. 135964–135982, 2021, doi: [10.1109/ACCESS.2021.3115660.](http://dx.doi.org/10.1109/ACCESS.2021.3115660)
- [\[36\]](#page-5-9) E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo, and M. Sabahi, ''A new cascaded switched-capacitor multilevel inverter based on improved series–parallel conversion with less number of components,'' *IEEE Trans. Ind. Electron.*, vol. 63, no. 6, pp. 3582–3594, Jun. 2016, doi: [10.1109/TIE.2016.2529563.](http://dx.doi.org/10.1109/TIE.2016.2529563)
- [\[37\]](#page-5-10) M. J. Sathik, K. Bhatnagar, Y. P. Siwakoti, H. M. Bassi, M. Rawa, N. Sandeep, Y. Yang, and F. Blaabjerg, ''Switched-capacitor multilevel inverter with self-voltage-balancing for high-frequency power distribution system,'' *IET Power Electron.*, vol. 13, no. 9, pp. 1807–1818, Jul. 2020, doi: [10.1049/iet-pel.2019.1249.](http://dx.doi.org/10.1049/iet-pel.2019.1249)

HAMMAD ALNUMAN received the B.S. degree in electrical engineering from Jouf University, Al Jouf, Saudi Arabia, in 2012, the M.S. degree in electrical and computer engineering from Southern Illinois University, Carbondale, USA, in 2014, and the Ph.D. degree in electronic and electrical engineering from The University of Sheffield, Sheffield, U.K., in 2021.

He is currently an Assistant Professor with Jouf University. His research interests include energy

efficiency in electric railways, railways simulation, railways operation and control, hybrid energy storage systems for integrated energy applications, renewable energy applications, and micro-grids.

MD. REYAZ HUSSAN (Student Member, IEEE) received the B.Tech., M.Tech., and Ph.D. degrees in electrical engineering from Aligarh Muslim University, Aligarh, India, in 2014, 2016, and 2023, respectively. He is currently a Research Associate with the Centre of Advanced Research in Electrified Transportation (CARET), Aligarh Muslim University. His research interests include multilevel inverters and their control, photovoltaic systems, and multilevel inverters for solar PV and EV applications.

IEEE Access

SHIRAZUL ISLAM (Member, IEEE) received the B.E. degree in electrical engineering and the M.Tech. degree in power systems and electrical drives from Aligarh Muslim University, Aligarh, India, in 2008 and 2010, respectively, and the Ph.D. degree from the Indian Institute of Technology, Kanpur, India, in 2021. He was a Senior Research Fellow with the Department of Electrical Engineering, IIT Kanpur. He was also a Lecturer with the Department of Electrical Engineering,

Aligarh Muslim University, in 2010. He served as an Assistant Professor with the Department of Electrical and Electronics Engineering, Teerthanker Mahaveer University, India. Currently, he is a Research Associate with the Department of Electrical Engineering, Qatar University, Doha, Qatar. He has been a topper student of his master course. He has published several papers in various reputed journals and international conferences. His research interests include stability analysis and control of AC and DC microgrids with converter interfaced loads, electric vehicles, multilevel inverters, highgain DC–DC converters, power electronics, power systems, AC and DC microgrids, and cooperative control of DC microgrids. He is a Life Member of IETE and a member of the System Society of India.

EMAD M. AHMED (Senior Member, IEEE) received the B.Sc. and M.Sc. degrees from Aswan University, Egypt, in 2001 and 2006, respectively, and the Ph.D. degree from Kyushu University, Japan, in 2012. He joined the Aswan Power Electronics Applications Research Center (APEARC), from 2012 to 2018. In 2018, he joined the Aswan Wireless Communication Research Center (AWCRC). He is currently a Professor of power electronics with the Department of Electrical Engi-

neering, Faculty of Engineering, Aswan University. Moreover, he is on a leave from the Faculty of Engineering, Jouf University, Saudi Arabia. His research interests include applied power electronics, especially in renewable energy applications, micro-grids, fault-tolerant control, and battery management systems; electric vehicles; and LED drivers. He is a member of the IEEE Power Electronics Society (PELS), the IEEE Industrial Electronics Society (IES), and the IEEE Power and Energy Society (PES).

ADIL SARWAR (Senior Member, IEEE) received the B.Tech., M.Tech., and Ph.D. degrees from Aligarh Muslim University, Aligarh, India, in 2006, 2008, and 2012, respectively. He has been with the Department of Electrical Engineering, Aligarh Muslim University, since 2015. Earlier, he was associated with the Electrical Engineering Department, Galgotia College of Engineering and Technology, Greater Noida, India, from 2012 to 2015. He is also working on world-bank-sponsored

research projects. He has published more than 75 research papers in international journals and conferences. He has contributed a chapter in *Power Electronics Handbook* (fourth edition, Edited by M. H. Rashid). He is a Life Member of the Systems Society of India.

AMMAR ARMGHAN (Senior Member, IEEE) received the bachelor's degree from COMSATS University, in 2006, the M.S. degree in electronics and communication engineering from the University of Nottingham, in 2010, and the Ph.D. degree from the Wuhan National Laboratory of Optoelectronic, Huazhong University of Science and Technology, Wuhan, China, in 2016. He is currently an Associate Professor of electrical engineering with Jouf University. He has published more than

70 high-impact factor articles in the last three years. He is a reviewer of several reputed journals, such as IEEE ACCESS, *Computers, Materials and Continua*, *Big Data*, *Sensors* (MDPI), *Applied Sciences* (MDPI), and *Energies*(MDPI). His research interests include machine learning, renewable energy, microgrid, terahertz devices, and solar absorbers.