

Received 13 February 2023, accepted 20 March 2023, date of publication 3 April 2023, date of current version 6 April 2023.

Digital Object Identifier 10.1109/ACCESS.2023.3264161

## APPLIED RESEARCH

# Resonant Network-Based MVDC Circuit Breaker Topologies With Fast Current Breaking Capability

HUSSAIN SAYED<sup>1b</sup>, (Graduate Student Member, IEEE),  
AND HARISH S. KRISHNAMOORTHY<sup>1b</sup>, (Senior Member, IEEE)

Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77204, USA

Corresponding author: Hussain Sayed (hsuhbi@uh.edu)

**ABSTRACT** This paper presents two improved circuit breaker (CB) topologies based on resonant networks for medium voltage DC (MVDC) applications, such as shipboard power distribution and subsea oil and gas production. The topologies feature simple LC resonant networks that efficiently suppress fault current in just a few tens of microseconds, making them suitable for integration with existing solid-state or hybrid DC CB. Moreover, they also help to minimize the CB energy and reduce (if not eliminate) the requirement for protection devices like surge arresters during fault events. The proposed topologies are first tested using Typhoon Hardware-in-the-Loop (HiL) simulations at 1.2 MW (6 kV, 200 A) power levels and thyristor-based solid-state circuit breakers (SSCB). Then, scaled-down laboratory prototypes, also based on thyristor-based SSCB, are experimentally validated. The results show that both topologies quickly bring the current of the CB's main switch to 0 A. The main circuit pathway requires only a small inductor and switch, resulting in a steady-state efficiency of >99.9%. The resonant network-based design allows for a fast response time of less than 50  $\mu$ s using a simple and low-cost auxiliary circuit, eliminating the need for complex charging circuitry and protection devices typically used to suppress voltage surges during faults.

**INDEX TERMS** DC circuit breaker, fault isolation, MVDC, system protection, LC resonant network.

## I. INTRODUCTION

MVDC power systems are becoming increasingly popular due to their advantages in various applications, including subsea oil and gas production, shipboard power distribution, data centers, hydrogen electrolyzers, and electric aircraft [1], [2], [3]. Some of the DC systems are in the range of 1.5 kV, 3 kV, etc. (passenger rails) to 1 kV, 6 kV, etc. (electric ships), to 6 kV and above (subsea fossil energy production), with power scales ranging from a few megawatts to tens of megawatts [4], [5]. However, fault handling is a major challenge in these systems [6]. The absence of a natural zero-crossing point in DC systems makes fault current interruption mechanisms a critical concern. DC circuit breakers play a crucial role in protecting and operating these distribution power systems [7]. Additionally, the low impedance of DC power systems leads to a high rate of rising fault currents, which is more severe

in medium and high-voltage applications [8]. To effectively handle these fault events, Circuit Breakers (CBs) require a fast-breaking response and the capability to handle overloads.

Traditional mechanical circuit breakers separate the contacts during the turn-off process, causing an arc between the contacts that must be quickly extinguished to break the current efficiently. However, these mechanical CBs are unsuitable for reliable DC power systems due to the absence of zero crossing points and the fast-rising time for fault currents. With the advancement of power semiconductor devices, Solid State Circuit Breakers (SSCBs) are considered as an effective alternative to mechanical CBs in DC power systems. In contrast, SSCBs are prone to significant conduction losses, limited voltage and current ratings, and limited surge current handling capability [9], [10], [11]. At the same time, several solutions have been proposed in the past decade to address these limitations through the use of series/parallel connected devices. However, many challenges remain regarding semiconductor device protection, characteristics, and technology

The associate editor coordinating the review of this manuscript and approving it for publication was Chaitanya U. Kshirsagar.

limitations [12]. Hybrid Circuit Breaker (HCB) concept, which combines a high-speed mechanical switch or ultra-fast disconnect with semiconductor devices [13], was introduced to overcome some of these obstacles.

In SSCBs, several switching power devices are used based on the application requirements and the availability of the devices' technology. The main metrics to compare among the devices are off-state blocking voltage capability, on-state power losses, and material/device cost. Devices, including thyristors, IGBTs, IGCTs, GTOs, and SiC MOSFETs, were evaluated based on their voltage and current ratings and on-state voltage drop over a range of operating temperatures [14]. The Si thyristor exhibited the highest voltage and current ratings (up to 12 kV, 1.5 kA) among all devices, with a superior surge current handling capability and the lowest on-state voltage drop at temperatures above 50 °C. However, the lack of turn-off current capability resulted in the need for extra auxiliary circuits, leading to increased cost, complexity, and reliability issues in the system. Passive auxiliary circuits to address this requirement were presented in [15], [16], [17], and [18]. On the other hand, modified thyristor structures (GTO/GCT, IGCT, and ETO) integrated with an active turn-off feature have been developed and thoroughly investigated [19], [20], [21], [22], [23], [24], [25]. These active-turn-off thyristors have been extensively studied [10], [26], [27], [28], [29], [30], [31]. The regenerative braking capability of SSCBs was presented in [32]; however, the system complexity and cost can be higher, and the current breaking time is approximately 40 ms.

HCBs consist of power semiconductor switching devices and a fast mechanical switch in the main circuit current path. A protective arrester bank with a higher voltage than the DC system was placed in parallel with the CB to protect the devices during the fault events [13], and voltage balancing circuitry, passive or active, was used across the power semiconductor devices [7], [33], [34]. The interruption speed of the mechanical switch, which can take several milliseconds to break the current, is a concern in HCB design. A 2 MW medium voltage HCB was designed using Silicon Carbide (SiC) emitter turn-off thyristors [35], [36]. The HCB employed two power switching devices connected in series with a mechanical switch that had a current interruption time of 2 ms. Another technology proposed an active fault current-sharing technique to improve medium voltage DC (MVDC) CB performance in shipboard applications [6]. This approach decreased the peak interrupting current of the circuit breaker by controlling power converters connected in parallel with the CB, allowing them to share the fault current.

As a popular solution for high voltage DC (HVDC) system protection, HCB technology was introduced in [13]. It utilized auxiliary power electronic switches, such as IGBTs, connected in series with a mechanical switch to achieve a fast response time. This design had a steady-state loss of nearly 0.01% of the HVDC circuit breaker's rated capacity. However, this design required a considerable sizing of surge absorbers. LC resonant network-based HCBs are being

explored further for medium voltage DC (MVDC) applications [37]. This method can also reduce the number of power electronics switches required in the circuit and the need for surge arresters or varistors.

Using an LC network-based auxiliary resonant circuitry in CBs, it will be possible to create a current zero-crossing in the main CB path and also control the response speed based on the application. In SSCBs, especially which use thyristors as the main switch (MS), the devices will be turned off during the current zero crossing with minimal to no surge voltages. In HCBs and SSCBs that use controllable devices like IGBTs, FETs, etc., the current zero-crossing can be timed to dissipate the surge energy and reduce the requirements of the protection devices. In some applications involving mechanical disconnect, it may also lead to a decrease in the amount of chemicals such as sulfur hexafluoride ( $SF_6$ ), a compound over 20,000 times more potent than carbon dioxide ( $CO_2$ ) in impacting global warming, used for quenching the surge energy [38].

This paper introduces two resonant network-based CB topologies (topology-I and topology-II) designed to feature fast response time, high efficiency, and ease of implementation. Topology-I uses a single thyristor and a coupled inductor connected in line with the main switch (MS) along with a capacitor for the LC resonance, while Topology-II employs two thyristors, a small diode, and a single inductor along with a capacitor to enable the current zero-crossing. These topologies were evaluated using hardware-in-the-loop (HiL) tests and laboratory experiments on a scaled-down prototype.


The main advantages of the proposed topologies are:

- (i) Simple design and implementation - use reliable thyristor switches and don't need complex capacitor charging circuits.
- (ii) High steady-state efficiency – achieve over 99.9% based on experimental tests of thyristor-based SSCB.
- (iii) Fast response - takes less than 50  $\mu s$  to reach near-zero fault current levels; it can be further improved by using IGBTs or FETs (SiC, GaN, etc.).
- (iv) High reliability - significantly reduces surge voltage across the MS during faults.
- (v) Flexibility - can be applied to most existing SSCB and HCB configurations for medium-voltage DC systems.

## II. PROPOSED DC CIRCUIT BREAKER TOPOLOGIES AND OPERATING PRINCIPLES

### A. PROPOSED TOPOLOGY-I: USING COUPLED INDUCTOR

The proposed CB topology-I, depicted in Figure 1, employs a coupled inductor (with unequal turns ratio) and a charging resistor to regulate the capacitor voltage to the input DC bus voltage ( $V_g$ ) during steady-state operation. The essential advantage of this design is that by using a 2:1 turns ratio in the coupled inductor instead of 1:1, the auxiliary circuit capacitor can be charged to the same voltage as the MVDC input via a simple LC network arrangement instead of needing to be charged to twice the input voltage for achieving the current



**FIGURE 1.** Proposed CB topology-I with a coupled inductor having an unequal turns ratio.

zero-crossing. The topology features a single thyristor in the auxiliary circuit, and the MS is connected in series with the primary winding ( $L_1$ ) of the coupled inductor in the main current path. The secondary winding ( $L_2$ ) and capacitor ( $C$ ) are connected in series to facilitate capacitor charging and discharging. A thyristor is used as the main switch (MS) in this study, with the proposed LC topology interrupting fault current to almost zero level within a few tens of microseconds without an additional turn-off commutation circuit. However, other solid state devices (like IGBTs, FETs, etc.) or a hybrid combination of electro-mechanical switches may also be used as the MS. Figure 2 illustrates the operating principle of the circuit, showing its four modes and the corresponding waveforms are displayed in Figure 3.


**1) Mode I ( $t_0 < t < t_1$ ):** This period is primarily designated for charging the capacitor ( $C$ ). During this time, the MS is off, and the DC input provides adequate energy for charging the capacitor through resistor  $R_c$ . The inductor  $L$  has a minimal impact on this subinterval due to the high value of  $R_c$ . The voltage and current of the capacitor during this period (as depicted in Figure 3) can be estimated using equations (1) and (2).

$$v_c(t) = V_g(1 - e^{-\frac{t}{RC}}) \tag{1}$$


$$i_c(t) = -\frac{V_g}{RC} \cdot e^{-\frac{t}{RC}} \tag{2}$$

where  $V_g$  is the input DC voltage. Once the capacitor is charged, the current flowing through resistor  $R_c$  is negligibly small. The ideal value for  $R_c$  can be determined based on the thyristor turn-off state, i.e., when  $T_1$  is turned off after the fault has been isolated by the MS.  $R_c$  should be large enough to limit the peak charging current to below the holding current of  $T_1$  but small enough to charge the capacitor reasonably fast (in a few seconds). In other words,  $R_c$  should be greater than  $V_g/I_h$ , where  $I_h$  is the minimum holding current for  $T_1$ . For example, if  $V_g$  is 6 kV and  $I_h$  is 0.18 A,  $R_c$  should be more than 33.33 k $\Omega$ .


**2) Mode II ( $t_1 < t < t_2$ ):** The MS is closed at  $t = t_1$  to allow the flow of power from the DC source to the




**Mode I: Capacitor charging.**



**Mode II: Normal operation.**



**Mode III: Fault occurred and detected.**



**Mode IV: Fault isolated.**

**FIGURE 2.** Operating modes of topology-I with a coupled inductor.

load, thereby entering the normal operation. In this state, the transmission line is energized, and the auxiliary circuit remains idle.




FIGURE 3. Operating waveforms of topology-I.

3) **Mode III** ( $t_2 < t < t_4$ ): In the event of a fault, the current in the MS increases rapidly, limited only by the primary winding and the inductance of the transmission line. At  $t_3$ , when the current reaches the specified fault current limit value (or detection level defined in the controller), a trigger pulse is sent to thyristor  $T_1$ . The capacitor then discharges through the secondary winding with opposite polarity, with its current opposing the current of the MS, then quickly reducing it to zero. The resistor  $R_B$ , with a small value of a few hundred milliohms, limits the peak current in the auxiliary circuit and adjusts the circuit's quality factor. Once the main switch's current reaches zero, the MS turns off at  $t_4$  to isolate the fault from the power supply.

4) **Mode IV** ( $t_4 < t < t_6$ ): Once the MS is turned off with zero DC current, the capacitor continues to discharge for a short time through  $R_B$  and  $T_1$  as shown in Figure 3. When the thyristor current drops below its holding current, the thyristor automatically turns off, and the circuit breaker returns to its




FIGURE 4. Proposed CB topology-II with a single in-line inductor.

state in Mode I. This occurs at  $t_5$  during the quasi-resonant half-cycle period. During this time, the voltage and current of the capacitor can be estimated using equations (3) and (4).

$$v_c(t) = V_g \cos \omega_o t \tag{3}$$


$$i_c(t) = \frac{V_g}{Z_o} \sin \omega_o t \tag{4}$$

where  $Z_o = \sqrt{\frac{L_{eq}}{C}}$  is the characteristic impedance,  $\omega_o = \frac{1}{\sqrt{L_{eq}C}}$  is the resonant frequency of the LC network after a fault event is isolated, and  $L_{eq}$  is the equivalent inductance of the LC network. After the time  $t_6$ , the system returns to Mode I.

**B. PROPOSED TOPOLOGY-II: USING SIMPLE INDUCTOR**

The second proposed topology, referred to as topology-II, uses a simple inductor instead of a coupled inductor and is depicted in Figure 4. This configuration has the potential to reduce the size of the magnetics but requires an additional thyristor compared to topology-I. The components include an inductor  $L$ , the main switch MS, and the auxiliary circuit's capacitor  $C$ . The inductor, diode  $D$ , and resistors  $R_{C1}$  and  $R_{C2}$  (both equal to  $R_C$ ) provide the path for charging the capacitor. The fault-handling circuit, consisting of thyristors  $T_1$  and  $T_2$  and the resistor  $R_B$ , creates a resonant connection between the capacitor  $C$  and the inductor  $L$  in case of a fault. The resistor  $R_B$ , of a small value, is used to adjust the quality factor of the LC network and fine-tune the current discharge rate. During regular operation, the resistors in the auxiliary circuit are inactive, resulting in minimal power loss and low power rating requirements. The modes of operation for topology-II are shown in Figure 5, with corresponding waveforms in Figure 6.

1) **Mode I** ( $t_0 < t < t_1$ ): During the capacitor charging period, Mode I is in effect, as illustrated in Figure 5. In this mode, the main switch (MS) remains open, and the capacitor charges continuously through the diode and the resistors  $R_{C1}$  and  $R_{C2}$ . The high values of  $R_{C1}$  and  $R_{C2}$  result in the minimal effect of the inductor  $L$  during this subinterval. The capacitor voltage and current can be estimated using the equations in




**FIGURE 5.** Operating modes of topology-II using a simple in-line inductor.

(5) and (6).

$$v_c(t) = V_g(1 - e^{-\frac{t}{C(Rc1+Rc2)}}) \tag{5}$$

$$i_c(t) = -\frac{V_g}{(Rc1 + Rc2)} \cdot e^{-\frac{t}{C(Rc1+Rc2)}} \tag{6}$$



**FIGURE 6.** Operating waveforms of topology-II.

where  $V_g$  is the input DC voltage. When the capacitor reaches full charge, only a small current flows through  $R_{c1}$  and  $R_{c2}$  to sustain the charge.

**2) Mode II ( $t_1 < t < t_2$ ):** In this operating mode, the main switch (MS) is closed, allowing power to be delivered from the DC source to the load side. The primary path becomes energized while the auxiliary circuit remains inactive.

3) **Mode III** ( $t_2 < t < t_4$ ): At the occurrence of a fault event, the current flowing through the MS suddenly spikes, and is only restricted by the primary and power line inductances. When this current reaches the set fault current limit value at time  $t_3$ , thyristors  $T_1$  and  $T_2$  are triggered simultaneously. This results in the discharge of the capacitor through  $L_1$  and  $RB$ , with a current discharge rate that is faster than the rising rate of the fault current. The capacitor discharge continues until the entire fault current is supplied through it, causing the current through MS and  $L$  to drop to zero. Finally, MS is opened at time  $t_4$ , ending this subinterval.

4) **Mode IV** ( $t_4 < t < t_6$ ): During this subinterval, the fault current persists in both the load and the auxiliary circuit capacitor. This results in the reverse charging of the capacitor to  $V_g$ , causing the current in the auxiliary network to drop to zero. This allows for the natural turn-off of thyristors  $T_1$  and  $T_2$  without needing external circuits. For faster response time,  $T_1$  can be substituted with SiC FETs, IGBTs, or IGCTs, an external control circuit will then be necessary to detect the current and switch the devices off.

### III. RESULTS AND DISCUSSIONS

The proposed circuit breaker topologies are designed and tested using a real-time Typhoon HiL unit with a capacity of 1.2 MW (6 kV, 200 A) and a laboratory prototype with a capacity of 500 W (100 V, 5 A), as outlined in this section. The HiL verification is done mainly to test the controllers of the proposed concepts in a simulated practical application, whereas the lab scale prototype is able to validate the combined power hardware and control mechanisms. In both the HiL and experimental evaluations, a thyristor is considered as the main switch (MS), assuming a SSCB.

#### A. HARDWARE IN-THE-LOOP RESULTS: MEGAWATT SYSTEM LEVEL

The datasheet of the thyristor can be found in [39]. The thyristor has a voltage rating of 2.6 kV and an average on-state current rating of 517 A, a maximum on-state voltage of 3.2 V, a holding current of 250 mA, and a turn-off time of 25  $\mu$ s. For the HiL circuit, four thyristors were connected in series to achieve an off-state blocking capability of approximately 10 kV required for a 6 kV, 1.2 MW application, such as subsea motor drives or shipboard DC distribution.

#### 1) TOPOLOGY-I: BASED ON COUPLED INDUCTOR

The voltage and current waveforms for the CB topology-I (with a coupled inductor) are presented in Figure 7 and Figure 8, tested using a Typhoon real-time HiL system. The testing was conducted using the system parameters listed in Table 1.

The resonant network ( $L$  and  $C$ ) design results in a fast response time of several tens of microseconds, as demonstrated in Figure 7. In normal operation mode (prior to a fault event), the thyristor  $T_1$  is OFF, and no current flows through it, as previously discussed. Upon the MS current exceeding the set fault detection level,  $T_1$  is triggered ON




FIGURE 7. Current waveforms for the CB topology-I – based on HiL result, with a fast response time. Ch1 (blue) is the MS current. Ch2 (green) load current. Ch3 (purple) is thyristor  $T_1$  current waveform.




FIGURE 8. Voltage waveforms for the CB topology-I – based on HiL results. Ch1 (blue) is load voltage. Ch2 (green) is capacitor voltage. Ch3 (purple) is coupled primary inductor voltage. Ch4 (green) is coupled inductor secondary voltage.


TABLE 1. HiL system parameters for topology-I.

Parameter	Value	Parameter	Value
DC input voltage	6 kV	Fault detection current	220 A
Rated load current	200 A	Capacitance	4.7 $\mu$ F
Resistance $R_C$	100 k $\Omega$	Resistance $R_B$	1 $\Omega$
Coil inductance	100 $\mu$ H		

(entering Operation Mode III), causing the capacitor to discharge through  $R_B$  and  $T_1$  rapidly. Well within 20  $\mu$ s, the rapid discharge of the capacitor reduces the main switch current to zero, causing the main switch to turn OFF without the need for surge arresters or other protection devices. The capacitor continues to discharge until its current falls below the thyristor  $T_1$  holding threshold, leading to  $T_1$  turning OFF without any auxiliary circuits. Compared to the CB in [40], the proposed approach has a higher peak secondary

**TABLE 2.** HiL system parameters for topology-II.

Parameter	Value	Parameter	Value
DC input voltage	6 kV	Fault detection current	220 A
Rated load current	200 A	Capacitance	4.7 $\mu$ F
Resistance $R_{C1}$	100 k $\Omega$	Resistance $R_{C2}$	100 k $\Omega$
Coil inductance	1 mH	Resistance $R_B$	4 $\Omega$




**FIGURE 9.** Current waveforms for the CB topology-II - based on HiL results with a fast response time. Ch1 (blue) is the MS current. Ch2 (green) load current. Ch3 (purple) is thyristors ( $T_1$ ,  $T_2$ ) current waveform.

current in the coupled inductor, but the *mmf* requirement ( $n \cdot I_L$  (secondary)) remains unchanged. It is fairly straightforward to select thyristors capable of handling this transient current requirement. The thyristor current reaches zero within a few hundred microseconds after the MS OPEN command is given. However, it may take a few milliseconds for the MS to completely turn off in case of HCB.

From Figure 8, it can be observed that the capacitor is charged only to  $V_g$ , instead of  $2V_g$ , as the coupled inductor turn ratio has been designed to be 2:1. Upon the occurrence of a fault event, the voltage across the primary winding increases to about double the input DC voltage, owing to resonant operation. However, this condition is temporary and lasts only for a brief period. Choosing the coupled inductor carefully is essential to ensure that its core does not saturate under these conditions.

2) TOPOLOGY-II: BASED ON SIMPLE INDUCTOR

The parameters for the second proposed topology (topology-II) are detailed in Table 2. This topology utilizes a small in-line inductance. The voltage and current waveforms using the Typhoon HiL system are presented in Figure 9 and Figure 10, respectively. As seen in the waveforms, upon the occurrence of a fault, the capacitor begins discharging at a much faster rate compared to the increase in fault current. This causes the current carried by the main switch to drop to zero in just a few microseconds. Subsequently, the main switch (MS) is opened by a trigger signal. Afterward, the fault current passes



**FIGURE 10.** Voltage waveforms for the CB topology-II - based on HiL result. Ch1 (blue) is load voltage. Ch2 (green) is capacitor voltage. Ch3 (purple) is the inductor voltage.

through the capacitor and rapidly decreases to a low value within 400  $\mu$ s. The thyristor and load currents reduce to zero within 600  $\mu$ s once the fault is handled.

The voltage waveforms of the second proposed topology-II are displayed in Figure 10. One advantage of this topology is that the maximum voltage across the capacitor is limited to the input DC voltage ( $V_g$ ) in all the operating modes. Additionally, the resonance period is very short, and ends as soon as the inductor current reaches zero and the MS is opened. After the resonance period, the capacitor starts to discharge through the resistance  $R_B$ . When the load current becomes zero, the capacitor voltage starts to charge back to the input DC voltage level, but in the opposite direction compared to the initial state (Mode I). The Typhoon HiL test bench is shown in Figure 11.

**B. EXPERIMENTAL RESULTS FROM LABORATORY SCALE PROTOTYPE**

Experimental prototypes of the two proposed resonant circuit breaker concepts are built and tested on a laboratory scale. The component values of the resistors and resonant L-C network are consistent with those used in the larger HiL design. The prototypes operate with a DC bus voltage of 100 V and a load current of 5 A. The inductors in the experimental setups used powdered iron as the core material. The results of the laboratory tests are in reasonable agreement with the performance of the megawatt-scale system discussed earlier via the Typhoon HiL unit.

1) TOPOLOGY-I WITH COUPLED INDUCTOR

In Figure 12, the experimental current waveforms for the CB topology-I utilizing a coupled inductor are presented. Upon detection of a fault event, the thyristor  $T_1$  is triggered ON, causing the capacitor to rapidly discharge and quench the MS current in under 20  $\mu$ s. The MS is then opened with minimal to no voltage surge, as its current drops to zero. Over the




FIGURE 11. Typhoon HiL test bench.




FIGURE 12. Current waveforms for the CB topology-I - based on experimental results with a response time of less than 20 us. Ch1 (blue) is the MS current. Ch2 (green) is thyristor  $T_1$  current.

following  $500 \mu s$ , the capacitor continues to discharge until the thyristor's ( $T_1$ ) holding current is reached. Finally,  $T_1$  turns off naturally once the capacitor current falls below its holding threshold.

Figure 13 displays the results of the voltages. The load voltage becomes zero after the fault is isolated (after the MS is open), and this occurs within several microseconds of the fault detection. The voltage across the coupled inductor's primary winding goes up to twice the input DC voltage due to the resonance operation, but it lasts only for a brief period.

## 2) TOPOLOGY-II WITH SIMPLE INDUCTOR

The experimental results for topology-II of the CB are presented in Figure 14 and Figure 15, which depict the current and voltage waveforms, respectively. As seen in the zoomed-in waveforms in Figure 13, the response time is




FIGURE 13. Voltage waveforms for the CB topology-I - based on experimental results. Ch1 (blue) is the capacitor voltage. Ch2 (green) is load voltage. Ch3 (purple) is coupled primary inductor voltage. Ch4 (green) is the coupled inductor secondary voltage.




FIGURE 14. Current waveforms for the CB topology-II - based on experimental results with a response time of less than 20 us. Ch1 (blue) is the thyristor ( $T_1, T_2$ ) current. Ch2 (green) is MS current. Ch3 (purple) is the load current.




FIGURE 15. Voltage waveforms for the CB topology-II - based on experimental results. Ch1 (blue) is the inductor voltage. Ch2 (green) is capacitor voltage. Ch3 (purple) is load voltage.

roughly  $20 \mu s$  while the total fault detection, isolation, and auxiliary circuit capacitor discharge time are around  $500 \mu s$ . Figure 14 demonstrates that, upon the occurrence of a fault,



the capacitor  $C$  instantly begins discharging through  $R_B$ ,  $T_1$ , and  $T_2$  to counteract the entire fault current, as the inductor  $L$  prevents an immediate change in the current. The current flowing through  $T_1$  and  $T_2$  decreases until it reaches the holding current of the thyristors, at which point both thyristors turn off naturally. These experimental results affirm the efficient operation of topology-II in terms of the commutation process, response time, and ease of implementation for MVDC systems, with a response time requirement ranging from tens of microseconds to less than 1 ms considering the time for fault detection, isolation, and post-isolation.

The experimental results obtained from the laboratory prototypes of both the proposed CB topologies with in-line inductors validate their smooth commutation process, high response speed, and simple implementation in a practical system. Both experimental and real-time HiL results affirm that the proposed topologies are suitable for MVDC systems with response time requirements ranging from a few microseconds to 1 ms, taking into account the time needed for fault event detection, isolation, and post-isolation.

#### IV. TOPOLOGY SELECTION

In this section, the proposed resonant network-based topologies are briefly discussed with a view of their potential adoption in SSCB and HCB applications in MVDC distribution (1 kV to 100 kV). Based on the technology development survey of DC circuit breakers presented in [1] and the literature reviewed, the resonant topologies proposed in this paper can be modified by replacing the main switch (MS) with other power switches, such as IGBTs, SiC FETs, GTOs, IGCTs, or a combination of solid-state devices along with a fast disconnect (HCB), to meet the system requirements. The fault current can be interrupted within tens of microseconds, thus reducing the challenges related to semiconductor devices' protection capabilities, voltage surge arrester requirements, etc. This approach results in a significant reduction in instantaneous fault energy in the different CB elements.

#### V. CONCLUSION

This paper presented two resonant hybrid circuit breaker topologies for medium voltage DC applications such as sub-sea drives for oil and gas production, shipboard or aircraft power distribution, etc. The proposed concepts with fast response speeds provide a simple way to efficiently handle faults in MVDC systems. The performance of the topologies was verified through Typhoon Hardware-in-the-Loop tests and laboratory experiments. Results showed that both topologies offer low response times (in  $\mu s$ ) and high efficiencies ( $>99.9\%$ ) for MVDC systems. Additionally, the design size, cost, and complexity are reduced by eliminating the need for multiple power electronics switches connected to the main switch. The second proposed topology-II has a slightly higher peak fault current, but a smaller inductor size and lower voltage rating requirement for the main components.


#### ACKNOWLEDGMENT

The authors would like to thank Kaushik Rajashekara, Distinguished Professor with the Cullen College of Engineering, University of Houston, USA, for providing valuable insights into this research and access to the Typhoon HiL units.

#### REFERENCES

- [1] S. Zheng, R. Kheirollahi, J. Pan, L. Xue, J. Wang, and F. Lu, "DC circuit breakers: A technology development status survey," *IEEE Trans. Smart Grid*, vol. 13, no. 5, pp. 3915–3928, Sep. 2022.
- [2] *Infineon Power Transmission and Distribution, Hydrogen Electrolyzer, Technical Article*. Accessed: May 30, 2023. [Online]. Available: <https://www.infineon.com/cms/en/applications/industrial/power-transmission-and-distribution/hydrogen-electrolyzer/>
- [3] Q. Huo, J. Xiong, N. Zhang, X. Guo, L. Wu, and T. Wei, "Review of DC circuit breaker application," *Electric Power Syst. Res.*, vol. 209, Aug. 2022, Art. no. 107946.
- [4] H. Kirkham, M. A. Elizondo, and J. E. Dagle, "An introduction to high voltage DC networks," Pacific Northwest Nat. Lab., Tech. Rep. PNNL-23273, 2014. [Online]. Available: <https://certs.lbl.gov/publications/introduction-high-voltage-dc-networks.html>
- [5] A. Gomez-Exposito, J. M. Mauricio, and J. M. Maza-Ortega, "VSC-based MVDC railway electrification system," *IEEE Trans. Power Del.*, vol. 29, no. 1, pp. 422–431, Feb. 2014.
- [6] R. Xie and H. Li, "Improved MVDC breaker operation by active fault current sharing (FCS) of existing power converters for shipboard applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 3, pp. 2620–2631, Jun. 2021.
- [7] A. Giannakis and D. Pefitis, "MVDC distribution grids and potential applications: Future trends and protection challenges," in *Proc. 20th Eur. Conf. Power Electron. Appl.*, 2018, pp. P-1–P-11.
- [8] M. Abedrabbo, W. Leterme, and D. Van Hertem, "Systematic approach to HVDC circuit breaker sizing," *IEEE Trans. Power Del.*, vol. 35, no. 1, pp. 288–300, Feb. 2020.
- [9] Z. J. Shen, Z. Miao, and A. M. Roshandeh, "Solid state circuit breakers for DC microgrids: Current status and future trends," in *Proc. IEEE Int. Conf. DC Microgrids (ICDCM)*, Jun. 2015, pp. 228–233.
- [10] L. Qi, P. Cairolì, Z. Pan, C. Tschida, Z. Wang, V. R. Ramanan, L. Raciti, and A. Antoniazzi, "Solid-state circuit breaker protection for DC shipboard power systems: Breaker design, protection scheme, validation testing," *IEEE Trans. Ind. Appl.*, vol. 56, no. 2, pp. 952–960, Mar. 2020.
- [11] R. Rodrigues, Y. Du, A. Antoniazzi, and P. Cairolì, "A review of solid-state circuit breakers," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 364–377, Jan. 2021.
- [12] C. M. Franck, "HVDC circuit breakers: A review identifying future research needs," *IEEE Trans. Power Del.*, vol. 26, no. 2, pp. 998–1007, Apr. 2011.
- [13] M. Callavik, A. Blomberg, J. Hafner, and B. Jacobson, "The hybrid HVDC breaker," *ABB Grid Syst.*, vol. 361, pp. 143–152, Nov. 2012, Accessed: Mar. 30, 2023. [Online]. Available: <https://search.abb.com/library/Download.aspx?DocumentID=9AKK107680A5353&LanguageCode=en&DocumentPartId=&Action=Launch>
- [14] X. Song, P. Cairolì, Y. Du, and A. Antoniazzi, "A review of thyristor based DC solid-state circuit breakers," *IEEE Open J. Power Electron.*, vol. 2, pp. 659–672, 2021.
- [15] G. K. Dubet, "Classification of thyristor commutation methods," *IEEE Trans. Ind. Appl.* vol. IA-1, no. 4, pp. 600–606, Jul. 1983.
- [16] C. Meyer and R. W. De Doncker, "Solid-state circuit breaker based on active thyristor topologies," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 450–458, Mar. 2006.
- [17] C. Gu, P. Wheeler, A. Castellazzi, A. J. Watson, and F. Effah, "Semiconductor devices in solid-state/hybrid circuit breakers: Current status and future trends," *Energies*, vol. 10, no. 4, p. 495, Apr. 2017.
- [18] Y. Guo, G. Wang, D. Zeng, H. Li, and H. Chao, "A thyristor full-bridge-based DC circuit breaker," *IEEE Trans. Power Electron.*, vol. 35, no. 1, pp. 1111–1123, Jan. 2020.
- [19] J. A. Deacon, J. D. Van Wyk, and J. J. Schoeman, "An evaluation of resonant snubbers applied to GTO converters," *IEEE Trans. Ind. Appl.*, vol. 25, no. 2, pp. 292–297, Mar./Apr. 1989.
- [20] K. Kurachi, K. Taguchi, and G. Majumdar, "GCT technologies and their applications," in *Proc. 10th Int. Conf. Power Electron. (ECCE Asia)*, May 2019, pp. 2158–2165.

- [21] K. Satoh, T. Nakagawa, M. Yamamoto, K. Morishita, and A. Kawakami, "6 kV/4 kA gate commutated turn-off thyristor with operation DC voltage of 3.6 kV," in *Proc. 10th Int. Symp. Power Semiconductor Devices ICs*, 1998, pp. 205–208.
- [22] I. Nistor, T. Wikstrom, and M. Scheinert, "IGCTs: High-power technology for power electronics applications," in *Proc. Int. Semiconductor Conf.*, Oct. 2009, pp. 65–73.
- [23] Hitachi-ABB. *Asymmetric and Reverse Conducting IGCTs*. Accessed: Mar. 30, 2023. [Online]. Available: <https://www.hitachienergy.com/se/sv/products-and-solutions/semiconductors/integrated-gate-commutated-thyristors-igct/asymmetric-and-reverse-conducting>
- [24] Y. Li, A. Q. Huang, and K. Motto, "Experimental and numerical study of the emitter turn-off thyristor (ETO)," *IEEE Trans. Power Electron.*, vol. 15, no. 3, pp. 561–574, May 2000.
- [25] B. Chen, A. Q. Huang, S. Atcity, A.-A. Edris, and M. Ingram, "Emitter turn-off (ETO) thyristor: An emerging, lower cost power semiconductor switch with improved performance for converter-based transmission controllers," in *Proc. 31st Annu. Conf. IEEE Ind. Electron. Soc.*, Nov. 2005, p. 6.
- [26] U. Vemulapati, M. Arnold, M. Rahimo, A. Antoniazzi, and D. Pessina, "Reverse blocking IGCT optimised for 1 kV DC bi-directional solid state circuit breaker," *IET Power Electron.*, vol. 8, no. 12, pp. 2308–2314, Dec. 2015.
- [27] F. Agostini, U. Vemulapati, D. Torresin, M. Arnold, M. Rahimo, A. Antoniazzi, L. Raciti, D. Pessina, and H. Suryanarayana, "1 MW bi-directional DC solid state circuit breaker based on air cooled reverse blocking-IGCT," in *Proc. IEEE Electric Ship Technol. Symp. (ESTS)*, Jun. 2015, pp. 287–292.
- [28] Z. Xu, B. Zhang, S. Sirisukprasert, X. Zhou, and A. Q. Huang, "The emitter turn-off thyristor-based DC circuit breaker," in *Proc. IEEE Power Eng. Soc. Winter Meeting Conf.*, vol. 1, Jan. 2002, pp. 288–293.
- [29] M. A. Rezaei, G. Wang, A. Q. Huang, L. Cheng, and C. Scozzie, "Static and dynamic characterization of a >13 kV SiC p-ETO device," in *Proc. IEEE 26th Int. Symp. Power Semiconductor Devices*, Jun. 2014, pp. 354–357.
- [30] W. Chen, Z. Li, B. Zhang, H. Tao, C. Liu, Y. Xia, Y. Shi, Y. Liu, C. Liu, J. Liu, and Q. Zhou, "Evaluation of CS-MCT in DC solid-state circuit breaker applications," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 5465–5473, Sep. 2018.
- [31] A. Qawasm, J. Teichrib, and R. W. De Doncker, "The diode-assisted gate-commutated thyristor—Operation, design, and testing," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 9, no. 3, pp. 2510–2517, Jun. 2021.
- [32] S. M. S. Lumen, R. Kannan, M. A. Mahmud, and N. Z. Yahaya, "An improved DC circuit breaker topology capable of efficient current breaking and regeneration," *IEEE Trans. Power Electron.*, vol. 37, no. 6, pp. 6927–6938, Jun. 2022.
- [33] A. Giannakis and D. Pefitis, "Voltage balancing considerations for series-connected IGBTs in MV solid-state DC breakers," in *Proc. IEEE 12th Energy Convers. Congr. Expo.*, May 2021, pp. 580–585.
- [34] M. Kempkes, I. Roth, and M. Gaudreau, "Solid-state circuit breakers for medium voltage DC power," in *Proc. IEEE Electric Ship Technol. Symp.*, Apr. 2011, pp. 254–257.
- [35] X. Song, C. Peng, and A. Q. Huang, "A medium-voltage hybrid DC circuit breaker, Part I: Solid-state main breaker based on 15 kV SiC emitter turn-OFF thyristor," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 278–288, Mar. 2017.
- [36] C. Peng, X. Song, A. Q. Huang, and I. Husain, "A medium-voltage hybrid DC circuit breaker—Part II: Ultrafast mechanical switch," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 289–296, Mar. 2017.
- [37] H. S. Krishnamoorthy and K. Rajashekara, "Resonant hybrid MVDC circuit breakers with in-line inductor," in *Proc. 21st Eur. Conf. Power Electron. Appl. (EPE ECCE Europe)*, Sep. 2019, pp. P-1–P-9.
- [38] The United States Environmental protection agency (EPA). (2022). *Sulfur Hexafluoride (SF<sub>6</sub>) Basics*. Accessed: Mar. 30, 2023. [Online]. Available: <https://www.epa.gov/eps-partnership/sulfur-hexafluoride-sf6-basics>
- [39] ABB's Thyristor Datasheet. Accessed: Mar. 30, 2023. [Online]. Available: <https://asenergi.com/pdf/semi/SSTF/SSTF05D2625.pdf>
- [40] K. A. Corzine, "A new-coupled-inductor circuit breaker for DC applications," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 1411–1418, Feb. 2017.



**HUSSAIN SAYED** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from the University of Technology, Iraq, in 2010, and the M.S. degree in systems engineering from the University of Arkansas at Little Rock, USA, in 2016. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, University of Houston, USA. He is working on designing fault-tolerant high-density dc-dc power conversion units for mission-critical dc-distribution applications. He has several accredited journals and conference publications. His research interests include reliability studies of wide-bandgap power semiconductor devices (SiC MOSFETs and GaN FETs) to improve power electronics quality and reliability. His current research focuses on the in-situ examination of the underlying elements to enable monitoring of the health status and reliability of power converters-based gallium nitride power devices. He has been recognized for his outstanding work with several awards, including the IEEE APEC 2022 Technical Session Best Presentation Award. He received the 2022 IEEE Joseph John Suozzi INTELEC Fellowship Award in Power Electronics.



**HARISH S. KRISHNAMOORTHY** (Senior Member, IEEE) received the B.Tech. degree from the EEE Department, NIT Tiruchirappalli, India, in 2008, and the Ph.D. degree from the ECE Department, Texas A&M University, College Station, USA, in 2015. From June 2008 to July 2010, he was with GE Energy, Hyderabad, India, and received the Lean 6-Sigma Green Belt Certification. From April 2015 to July 2017, he was with Schlumberger, TX, USA. He was also with Ford and Google. Since August 2017, he has been an Assistant Professor with the Department of Electrical and Computer Engineering, University of Houston (UH). He has over 85 journals/conference papers in refereed publications. He holds one granted U.S. patent. He is with the organizing committees of IEEE APEC-2023, ECCE-2023, and INTELEC-2024. He was named as an "OTC Emerging Leader" by the Offshore Technology Conference, in 2022, and an Early Career Research Fellow (ECRF) by the Gulf Research Program of the U.S. National Academy. He received the Teaching Excellence Award, in 2021, and the UH College of Engineering's Research Excellence Award, in 2022. He is an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS.

• • •