

Received 19 January 2023, accepted 20 February 2023, date of publication 23 February 2023, date of current version 15 March 2023. *Digital Object Identifier 10.1109/ACCESS.2023.3248097*

RESEARCH ARTICLE

A 29.5 dBm OOB IIP3 TIA Based on a Two-Stage Pseudo-Differential OTA With R-C Compensation and Cascode Negative Resistance

C[O](https://orcid.org/0000-0001-7402-1427)NG TAO^O, (Studen[t M](https://orcid.org/0000-0002-9968-5964)ember, IEEE), LIAN[G](https://orcid.org/0009-0009-6376-5362)BO LEI, ZHIPENG CHEN, YUMEI HUANG^O, AND ZHILIANG HONG[®], (Senior Member, IEEE)

State Key Laboratory of ASIC and System, Fudan University, Shanghai 201203, China Corresponding author: Yumei Huang (yumeihuang@fudan.edu.cn)

ABSTRACT This paper presents a highly linear and wideband transimpedance amplifier (TIA) suitable for 5G Sub-6 GHz surface acoustic wave (SAW) filter-less receivers (RX). It is known that for the baseband TIA in a SAW-less RX, the high out-of-band (OOB) linearity is necessary to cope with huge OOB blockers. In other words, the input impedance (Z_{in}) of the TIAs should be as low as possible, which in turn necessitates high-gain, large-bandwidth (BW) operational transconductance amplifiers (OTA). In this work, a pseudodifferential two-stage OTA with 46 dB open-loop gain and 1 GHz unity-gain loop bandwidth (UGLB) is designed at low supply voltage (Vdd). To stabilize the differential mode (DM) loop, the phase margin (PM) is compensated with the zeros generated by the series of resistors and capacitors (R-C), and the gain margin is improved by the feed-forward technique. To stabilize the common mode (CM) loop without the degradation of the DM gain, a wideband common mode rejection (CMR) technique named cascode negative resistance (CNR) is proposed. This TIA prototype is implemented in a 40 nm low-power (LP) CMOS technology. The measured results show that the TIA achieves 56 MHz BW and 29.5 dBm OOB IIP3. The input impedance is below 29 Ω in the concerned frequency range and the in-band (IB) input referred noise (IRN) is 120 uV_{RMS} . The total chip power consumption is around 8.5 mW at 1.2 V supply voltage and the core area is as small as 0.015 *mm*² .

INDEX TERMS Transimpedance amplifier, SAW-less receiver, cascode negative resistance, R-C compensation, pseudo-differential, feed-forward, linearity, common mode rejection, wideband.

I. INTRODUCTION

Transimpedance amplifiers are widely used not only for optical communication RXs [\[1\], \[](#page-8-0)[2\] bu](#page-8-1)t also increasingly for wireless communication RXs [\[3\], su](#page-8-2)ch as the low-noise transconductance amplifier (LNTA)-first RXs [\[4\], \[](#page-8-3)[5\], \[](#page-8-4)[6\],](#page-8-5) [\[7\], \[](#page-8-6)[8\]. TI](#page-8-7)As in the former are more like low-noise amplifiers (LNA), requiring low noise and large bandwidth. By contrast, TIAs in the latter work as the current-driven low-pass filters mostly, requiring low input impedance and high linearity.

The block diagram of a SAW-less LNTA-first wide-band RX is shown in Fig. [1.](#page-0-0) As illustrated, the large OOB blocker

FIGURE 1. Block diagram of the SAW-less LNTA-first receiver.

The associate editor coordinating the rev[iew](https://orcid.org/0000-0002-2753-5553) of this manuscript and approving it for publication was Omid Kavehei[.]

is mingled with the desired signal current and is transferred to the input of TIA because of the lack of the SAW before

FIGURE 2. Schematic of the proposed TIA.

the LNTA. Therefore, the TIA input impedance at the blocker frequency must be low enough to ensure the receiver is unsaturated. So, the input impedance is an important characteristic of TIAs' linearity.

There are typically two dominant TIA structures, the common gate one and the OTA-based feedback one [\[9\], to](#page-8-8) get low Z_{in} . But the common gate TIA [\[10\], \[](#page-8-9)[11\] o](#page-8-10)perates in an open loop mode and its linearity is not so good that some techniques such as derivative superposition [\[11\] ar](#page-8-10)e required to improve linearity. On the other hand, an OTA-based feedback TIA $[4]$, $[5]$, $[6]$, $[7]$, $[8]$ operating in the closed loop is of inborn good linearity, and its classical structure is shown on the left side of Fig. [2.](#page-1-0) The feedback capacitor *C^f* and resistor R_f form a first-order filter. C_{in} is connected in parallel with the input to filter out the high-frequency interference and LO leakage. R_d denotes the LNTA output impedance (R_{LNTA}) seen by the passive mixer. If the mixer is driven by a 25% duty cycle LO, *R^d* is equal to 4*RLNTA* [\[12\]. A](#page-8-11)ssuming the OTA is two-stage and the voltage gain is $A_{v,DC}/(1 + as + bs^2)$, the input impedance of the TIA is expressed as:

$$
Z_{in} = \frac{1}{C_{in} s} \| \frac{R_f}{\left(1 + R_f C_f s\right) \left(1 + \frac{A_{v,DC}}{1 + as + bs^2}\right)} \tag{1}
$$

$$
Z_{in,DC} = \frac{R_f}{\left(1 + A_{v,DC}\right)}\tag{2}
$$

where $Z_{in,DC}$ is the DC input impedance, and $A_{v,DC}$ is the DC gain of the OTA. It's clear that *Zin* is low at both low and high frequencies, thanks to high $A_{v,DC}$ and large C_{in} , respectively. But at the medium frequency which is concerned in this design, because of the finite value of *Cin* and the gain degradation of the traditional Miller-compensated OTA due to the limited BW, *Zin* tends to have a large peak. This peak transforms the blocker current to a large voltage swing, degrading TIA's OOB linearity. Increasing *Cin* can reduce the peaking, which is a common approach in traditional design [\[3\], \[](#page-8-2)[13\]. H](#page-8-12)owever, it comes with the disadvantage of increased in-band input referred noise (IRN) [\[6\], \[](#page-8-5)[7\]. As](#page-8-6) illus-trated in Fig. [3,](#page-1-1) considering the IRN voltage ($V_{in,n,OTA}$) of

FIGURE 3. Single-ended TIA representation for NTF calculation.

the OTA, the noise transfer function (NTF) of the TIA is:

$$
NTF = \frac{\overline{v_{o,n,O\;TA}^2}}{\overline{v_{in,n,O\;TA}^2}} = \left| \frac{R_d + R_f}{R_d} \right|^2 \frac{\left| 1 + \frac{sR_dR_fC_{in}}{R_d + R_f} \right|^2}{\left| 1 + sR_fC_f \right|^2} \tag{3}
$$

The NTF shows a zero at frequency $\omega_z = -\frac{1}{C_{in}(R_f||R_d)}$. The larger the C_{in} , the higher the IB noise, also the larger the chip area. So, there is a compromise among area, noise, and OOB linearity.

At present, there are two main approaches to break the trade-off and solve the peaking problem. One is filtering [\[4\], \[](#page-8-3)[5\]. N](#page-8-4)otch filters [\[4\] an](#page-8-3)d low-pass filters [\[5\]](#page-8-4) are employed in parallel with the TIA input to eliminate the peak, but this method is power-intensive. The other is to adopt three-stage OTAs [\[6\], \[](#page-8-5)[7\], \[](#page-8-6)[8\] wi](#page-8-7)th high gain and large BW, which is more popular now. Instead of Miller compensation, the OTAs in [\[6\] an](#page-8-5)d [\[7\] use](#page-8-6) zeros generated by the series of resistor and capacitor (R-C) and feedforward compensation, respectively, to achieve over 1 GHz BW within 15 mW of power. These two are very efficient compensation techniques for broadband OTA designs. However, the three-stage design is complicated, especially the frequency compensation. Actually, comparable performance is achieved by combining the two techniques in a two-stage OTA [\[14\].](#page-8-13) Additionally, a broadband common mode rejection technique

TABLE 1. Design parameters of the TIA.

called cascode negative resistance is proposed to stabilize the CM without reducing the differential-mode gain. The TIA in [\[14\] o](#page-8-13)nly gives the post-layout simulation results, while this paper will exhibit the test results and more design details and findings.

The paper is structured as follows, Section Π presents the circuit design ideas, Section [III](#page-5-0) gives the measurement settings and results, and Section [IV](#page-8-14) concludes.

II. TIA DESIGN

The overall structure of the TIA is shown in Fig. [2,](#page-1-0) and the design parameters are listed in Table [1.](#page-2-1) R_d is set to be 1 k Ω , a large but reasonable value when the LNTA adopts cascode inverters as the output stage like that in [\[15\].](#page-8-15) *Cin* is chosen to be 20 pF, the same as in [\[6\].](#page-8-5) R_f is 1 k Ω , providing a transimpedance gain of 60 dB Ω . C_f is 3 pF, allowing a BW greater than 50 MHz since the TIA cut-off frequency ω_c is defined by $1/(R_f C_f)$. C_L represents the input capacitance of the next stage such as an LPF or buffer. It's assumed to be 100 fF for on-chip LPFs and may be several pF for off-chip test buffers. $W_{p(n)}$ is the finger width of each $P(N)MOS, L$ is the channel length and $f_{in,x}$ is the number of fingers of M_x .

For the OTA design, a pseudo-differential structure without the tail current source is utilized to increase each MOSFET's voltage headroom at the low power supply. A very short channel length of 45 nm is used to make the unity-gain loop bandwidth of the OTA exceed 1 GHz. The purpose of the telescopic cascode typology in the first stage is to provide high voltage gain. As will be explained later, the first stage contributes a non-dominant pole, and its frequency should be as high as possible, so, a big current is required to increase the bandwidth as well as to reduce the thermal noise of the first stage. The PMOS input pair is chosen for its larger area compared with the NMOS counterpart, that is beneficial to low 1/f noise and mismatch.

Our goal is to achieve a 46 dB DC open-loop gain. Therefore, in the second stage, cascode is also adopted to increase the gain further, while decreasing the size of the MOSFETs, lowering the first stage's load capacitance, and raising the non-dominant pole frequency. The second stage also requires a big current to provide a large value of *G^m* (transconductance). Since the gain is set by $G_m R_{out}$, where R_{out} is the equivalent output resistance, which is very small due to the loading effect of *R^f* , *G^m* should be large to maintain the gain.

The cascode MOSFETs are biased through a 10:1 replicated self-biasing network. Each branch draws 1.7 mA of current, for a total of 8.5 mW of power given the supply of 1.2 V.

The phase margin of the differential mode is improved by R-C compensation as shown in the blue part of Fig. [2,](#page-1-0) and the common mode is stabilized by the cascode negative resistance proposed in the red part. In addition, the feedforward path made up of *M*7 plays an important role in both modes. These stabilization techniques will be developed in detail in the following.

A. DIFFERENTIAL MODE STABILITY

The single-ended closed-loop model of the TIA is shown in Fig. $4(a)$. The loop gain is calculated using the open-loop circuit by breaking the loop at the input as shown in Fig. [4\(b\).](#page-3-0) g_m is the transconductance of the MOSFET, and r_o and c_o are the output resistance and capacitance, respectively. *R^c* and C_c form the R-C compensation. Ignoring g_{m7} first, the TIA loop transfer function is given in equation [\(4\)](#page-2-2), as shown at the bottom of the page.

When $C_{in} \gg C_L$ *and* C_f , $C_c \gg c_{o1}$, the poles and zeros are located at:

$$
\omega_{Z_1} = -1/(R_f C_f) \tag{5}
$$

$$
\omega_{Z_2} = -1/(R_c C_c) \tag{6}
$$

$$
\omega_{P_1} \approx -1/\{[R_d//(R_f + r_{o2})]C_{in}\}\tag{7}
$$

$$
\omega_{P_2} \approx -1/[\left(R_f//r_{o2}\right)\left(C_f+C_L\right)]\tag{8}
$$

$$
\omega_{P_3} \approx -1/(r_{o1}C_c) \tag{9}
$$

$$
\omega_{P_4} \approx -1/(R_c c_{o1})\tag{10}
$$

The relative positions of the poles and zeros are illustrated in Fig. [5.](#page-3-1) As can be observed from formula [\(7\)](#page-2-3), the dominant pole P_1 of this OTA is produced by C_{in} , unlike the conventional two-stage OTA. Usually, the output resistance r_{o2} is much larger than R_f , and $C_f \gg C_L$, then ω_{P_2} can be further simplified to $-1/(R_f C_f)$. So P_2 and Z_1 form a pole-zero doublet, and P_3 and Z_2 (created by R-C) form another doublet. Thus, the sole element that determines the PM is *P*4, which is outside the unity-gain bandwidth (UGB), guaranteeing a PM of at least 45^o. As a result, the OTA can be regarded as a very stable single-pole system. The basic idea behind R-C compensation is that, it splits the poles and produces a zero to cancel the low-frequency pole, and pushes the non-dominant

$$
\frac{V_r}{V_t} = \frac{g_{m1}g_{m5}R_d r_{o1} r_{o2} (1 + C_c R_c s) (1 + C_f R_f s)}{\left[\left[(C_{in} + C_f)R_d R_f + (C_{in} + C_L)R_d r_{o2} + (C_f + C_L)R_f r_{o2}\right]s + (C_f C_{in} + C_f C_L + C_{in}C_L)R_d R_f r_{o2}s^2\right]}\tag{4}
$$

FIGURE 4. (a) Simplified single-ended representation of the proposed TIA. (b) The open-loop circuit used to compute the loop gain.

FIGURE 5. Pole-zero map of the proposed TIA.

FIGURE 6. Simulated magnitude and phase response of differential loop gain.

pole to the high frequency, thereby increasing the PM. It is considerably different as compared to Miller compensation.

The zero generated by g_{m7} is approximately located at $\omega_{Z_3} = -(\frac{1}{R_c c_{o1}} + \frac{g_{m1}g_{m5}}{g_{m7}c_{o1}})$ $\frac{g_{m1}g_{m5}}{g_{m7}c_{o1}}$, a very high frequency and does not affect PM, but significantly improves the gain margin, which is also beneficial to stability. Fig. [6](#page-3-2) exhibits the post-layout simulation results for the DM loop frequency response, where the PM is 47*^o* and the gain margin is almost 40 dB.

FIGURE 7. Half circuit small signal model of the OTA with (a) enhanced phase compensation, (b) R-C compensation.

The series of R-C has been frequently exploited for frequency compensation in previous literature but with different names, including local impedance attenuation (LIA) [\[16\],](#page-8-16) [\[17\], i](#page-8-17)mpedance adapting compensation (IAC) [\[18\],](#page-8-18) and capacitors with equivalent series resistance (ESR) [\[19\].](#page-8-19) Despite having the same circuit form, they differ slightly in terms of philosophy or implementation. In the LIA, the R-C is used to control the complex poles [\[16\]. T](#page-8-16)he IAC and capacitor with ESR work on the same principle as R-C compensation, but they require big resistors or capacitors, respectively, both of which take up a lot of areas. However, only very small resistors and capacitors are needed in high-frequency circuits. So, R-C compensation is particularly appropriate in this design, occupying negligible area and consuming no power.

B. CONVERSION OF R-C COMPENSATION

There is an intrinsic connection between the R-C compensation and the enhanced phase compensation proposed in [\[20\],](#page-8-20) which is frequently used in wideband RXs [\[4\], \[](#page-8-3)[21\], \[](#page-8-21)[22\],](#page-8-22) and its principle is shown in Fig. $7(a)$. It combines the traditional Miller compensation (with a nulling resistor) and positive feedback. The positive feedback capacitor has an "anti-pole-splitting" effect [\[23\], w](#page-8-23)hile the Miller capacitor has a pole-splitting effect. When they are combined, this type of compensation essentially no longer takes advantage of the Miller effect. In the original design, the values of R_1 and R_2 are close enough, and $C_1 = C_2$. Here, assuming R_1 is also equal to R_2 , that is:

$$
R_1 = R_2 = R_a, C_1 = C_2 = C_a \tag{11}
$$

Thus, the transfer function of the model is displayed in equation (12) , as shown at the bottom of the next page, which is just the same as that of the model in Fig. [7\(b\).](#page-3-3) When $C_a \gg C_L$

is not satisfied, the zero and pole generated by R-C cancel each other and don't contribute to the PM, so, the R-C at the output can be removed.

TABLE 2. Parameters of the circuit in fig. [7.](#page-3-3)

In practice, as the process fluctuates, condition (11) is not fully satisfied and the two circuits are not equivalent. However, their compensation effects are nearly indistinguishable. To verify this theory, Monte Carlo simulation over 1000 samples is performed with the parameters in Table [2.](#page-4-1) Only the process and mismatch of R_a and C_a are considered, R_a is poly resistor, and *C^a* is MOM capacitor. The results show that both two compensation techniques can increase the PM from 28*^o* to 50*^o* . The standard deviation of PM of R-C-compensated OTA is 0.9, and 0.904 for the enhanced phase compensation, almost the same. So, the two techniques are equivalent to some extent, and R-C compensation is easier to understand and simpler to design.

FIGURE 8. (a) Common mode loop of a two-stage differential OTA. (b) Differential mode loop.

C. COMMON MODE STABILITY

The common-mode feedback loop of the two-stage OTA is positive, unlike the differential-mode feedback loop, which becomes negative through cross-connections, as illustrated in Fig. [8.](#page-4-2) So, lowering the CM loop gain below 0 dB by

FIGURE 9. Evolution of the idea of cascode negative resistance.

common mode rejection techniques is necessary to avoid oscillation. The traditional local common-mode feedback (CMFB) uses resistors to sense the CM voltage. However, in high-frequency circuits, as shown in Fig. $9(a)$, the capacitor *Cgs* of the MOSFET will form a low-pass network with *Rb*, reducing the high-frequency CMR capability. Adding a capacitor C_b can alleviate this phenomenon by introducing a zero $[24]$, but when the OTA bandwidth is high, C_b should be very large, degrading the DM bandwidth and PM. In an ideal case where R_b is 0, the low-pass concern is eradicated, but at the cost of no DM gain. The negative resistance structure as shown in Fig. $9(c)$ can be used to improve the gain, but in short channel devices, the gain is still low due to the big value of output transconductance (*gds*). The work in [\[25\]](#page-9-1) makes the size of M_A larger than M_B , allowing certain $-g_m$ to cancel *gds*, but this approach is unstable and PVT sensitive,

$$
A_{\nu}(s) = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{g_{1}g_{2}R_{o1}R_{o2}(1 + R_{a}C_{a}s)^{2}}{(1 + C_{a}R_{a}s + 2C_{a}R_{o2}s + C_{L}R_{o2}s + C_{a}C_{L}R_{a}R_{o2}s^{2})\left(1 + C_{a}R_{a}s + 2C_{a}R_{o1}s + C_{par1}R_{o1}s + C_{a}C_{par1}R_{a}R_{o1}s^{2}\right)}
$$
\n(12)

FIGURE 10. Simulated magnitude and phase response of common mode loop gain.

because *g^m* and *gds* are uncorrelated, and their values can be hardly controlled. In this work, *M^A* and *M^B* are set to the same size and matched in layout, and the DM gain is improved by cascode. Fig. $9(d)$ displays the final structure which we called cascode negative resistance.

The DM output impedance of CNR is *A*/*gds*, while the CM output impedance is $1/(g_m + g_{ds}/A)$, where *A* is the self-gain of the cascode MOSFET. Common-mode rejection of the second stage is achieved by feedforward [\[26\]. A](#page-9-2)ssuming that the *gm*/*i^d* of the PMOS and NMOS is the same, the CM loop DC gain of the OTA is:

$$
G_{ain,DC,CM} = \beta \left(\frac{1}{1 + \frac{g_{ds1} + g_{ds3}}{A g_{m3}}} - 1 \right) g_{m7} r_{o2} < 0 \quad (13)
$$

where β is the feedback coefficient. It can be seen that the feedback of the CM loop has changed from positive to negative and the gain is very small, which greatly enhances the CM stability. The simulated CM loop response of the TIA is demonstrated in Fig. [10,](#page-5-1) where the gain is always below 0 dB and the phase is always negative.

Since, CNR and feedforward are broadband CMR techniques, which means that the rejection doesn't get worse as the frequency increases, this has the added benefit of allowing for a significant reduction in the area of *Cin*. As shown in Fig. [11,](#page-5-2) C_{in} can be implemented single-ended or differentially, with an equivalent C_{in} equal to $(2C_{in,dm} + C_{in,se})$. However, for the common-mode loop, *Cin*,*dm* is open-circuited and doesn't serve as a load, which results in a common-mode loop BW much larger than the differential-mode loop BW. At high frequencies, the common-mode gain may exceed 0 dB, threatening stability. The TIA proposed in this study, however, takes advantage of the broadband properties of both CMR techniques, and *Cin* can be obtained differentially in a large amount. The single-ended implementation of *Cin* requires 40 pF. However, in this design, *Cin*,*dm* is 9 pF, *Cin*,*se* is 2 pF, and equivalent *Cin* is 20 pF, but only 13 pF is used, thus, greatly reducing the chip area.

The chip is taped out alone, and no other circuits are connected to the latter stage, so, the output CM voltage is

FIGURE 11. The implementation of C_{in}.

FIGURE 12. The chip photograph.

not controlled by the comparator-type CMFB circuit. When working in a link, a global CMFB like the one in [\[6\] sho](#page-8-5)uld be added to precisely control the CM voltage around Vdd/2 and further improve the CMR.

III. MEASUREMENT RESULTS

The circuit is fabricated in a 40 nm LP 1P6M CMOS technology and the chip photograph is shown in Fig. [12.](#page-5-3) Thanks to the small *Cin*, which dominates the area as shown in the red block, the chip core only occupies 0.015 *mm*² .

The chip is bonded directly to the printed circuit board (PCB) and the measurement setup is shown in Fig. [13.](#page-6-0) The TIA is powered by an ultra-low noise adjustable low dropout voltage (LDO) regulator (LT3042). A wideband differential op-amp (AD8351), AC-coupled to the TIA output, serves as the voltage buffer to drive test instruments, and its output impedance is 150 Ω . Therefore, a balun (ADT3-1T+) with an impedance ratio of 3:1 is adopted for the output impedance matching. The gain of the buffer can be adjusted by a single resistor. Low insertion loss baluns (TC1.5-52TG2+) operating at 0.5-550 MHz are used for input single-ended to differential conversion. A 75 Ω resistor R_m is added for

FIGURE 13. Measurement setup.

FIGURE 14. The method to measure the TIA input impedance.

input impedance matching. Buffer's performance is measured through the auxiliary path and de-embedded from the final results.

The input impedance is crucial because it reflects the gain and bandwidth of the OTA. The test principle is shown in Fig. [14.](#page-6-1) Replace R_d with a small resistor of close value to *Zin* to reduce the error, and disconnect TIA and buffer. First, the input impedance parameter $(R_1 + jX_1)$ of the balun in series with R_{d2} is measured with a network analyzer (NA). Second, measure the impedance $(R_2 + jX_2)$ of the balun, R_{d2} , and TIA in series. Thus, the differential input impedance of the TIA is $[(R_2 - R_1) + j(X_2 - X_1)]$ and the results are shown

in Fig. [16.](#page-7-0) Compared with the simulation results, *Zin* peaks earlier, indicating that the bandwidth of the OTA is reduced. This is caused mainly by the PVT variation of the chip. However, Z_{in} is always below 29 Ω , and around 10 Ω at low frequency, representing a DC open-loop gain of the OTA of 46 dB according to formula [\(2\)](#page-1-2), which closely matches the simulation and meets the design target.

Since, the input and output impedance of the test circuit is matched, the voltage gain is equal to the power gain, obtained through the S21 parameter from the NA. The TIA closed-loop DC gain is defined by R_f/R_d , but due to the process variation of R_f , it shifts to 0.24 dB as illustrated in Fig. [17.](#page-7-1) The -3 dB bandwidth is 56 MHz, and the filtering slope is slightly larger than 20 dB/Dec mainly due to the parasitic poles created by C_{in} and C_L . These errors can be calibrated by adjusting the values of R_f and C_f but require more pads.

The noise was measured using a spectrum analyzer (N9040B) with the input shorted and the buffer gain adjusted to 14 dB. Fig. [18](#page-8-24) depicts the measured total output noise of the TIA and buffer, which is in good agreement with the simulation results. The noise integrated from 1 MHz to 50 MHz is -51.4 dBm, and the buffer's output noise is negligible, so, the equivalent input noise of the TIA is $120 uV_{RMS}$, mainly contributed by R_d , R_f , and input PMOS of the OTA.

Linearity is tested with two-tone signals generated by the arbitrary waveform generator (M8190A). The buffer gain is set to -5 dB, and the IB IIP3 test results are shown in Fig. [15 \(a\).](#page-7-2) The IIP3 of the TIA is calculated by the cascade linearity formula:

$$
\frac{1}{IIP3_{tot}} = \frac{1}{IIP3_{TIA}} + \frac{a_1}{IIP3_{buffer}} \tag{14}
$$

FIGURE 15. (a) Measured in-band IIP3 with two tones at 30-31 MHz. (b) Measured out-of-band IIP3 with two tones at 250-470 MHz.

 a _{IRN} is normalized to 10 MHz, assuming thermal noise is dominant

 ${}^{b}SFDR = 10 \lg(\frac{OOB~IIP3}{IRN})^{2/3}$

$$
{}^{c}FoM = SFDR + 10 \lg(\frac{BW \cdot N}{Power} \cdot \frac{JIM3}{BW})
$$
 [7]

FIGURE 16. Measured differential input impedance of the TIA.

FIGURE 17. Measured voltage gain of the TIA.

where a_1 is the power gain of the TIA. The calculated TIA IB IIP3 is 24.7 dBm. The OOB IIP3 is 29.5 dBm, approximately equal to that of the TIA cascading buffer because a_1 is very small out-of-band, and the impact of the buffer can be ignored. The measured IB IIP3 and OOB IIP3 are about

10 dB and 15 dB smaller than the simulation, respectively, partly due to the low input resistance $(5 \text{ k}\Omega)$ and the large input capacitance (0.8 pF) of the buffer that reduce the gain and bandwidth of the OTA. In the previous simulation, *C^L* is taken as 100 fF. If considering the non-ideality of the buffer,

FIGURE 18. Measured output noise power spectral density of the TIA and buffer.

the simulated IIP3 of the TIA reduces by about 5 dB. Moreover, the nonlinearity of the feedback resistor R_f will further deteriorate the linearity as mentioned in [\[6\].](#page-8-5)

The overall performances are compared in Table [3.](#page-7-3) This work achieves the lowest *Zin*,*peak* at the lowest supply voltage and occupies the smallest chip area, and the figure of merit (FoM) is comparable to similar products.

IV. CONCLUSION

In this paper, a 56 MHz bandwidth TIA for wideband LNTA-first receivers is designed. An input impedance of less than 29 Ω is achieved at a 1.2 V supply voltage. The out-ofband IIP3 is as high as 29.5 dBm. The power consumption of the entire chip is only 8.5 mW, occupying 0.015 *mm*² of area. This work attempts to achieve a performance comparable to that of a three-stage OTA using a two-stage one, so, advanced R-C and feedforward compensation are employed. The zero created by the series R-C improves the differential mode phase margin, and the gain margin is increased by feedforward. A high-frequency and robust common-mode rejection technology called cascode negative resistance is proposed for CM stability. The article also proves that the traditional enhanced phase compensation can be converted into R-C compensation, with no difference in compensation effectiveness or robustness, and that the R-C compensation is much easier.

ACKNOWLEDGMENT

The authors would like to thank Prof. Jiawei Xu for his help in chip fabrication, Prof. Xiaoyang Zeng for his resources, and Tianxin Wang for her valuable suggestions.

REFERENCES

- [\[1\] Z](#page-0-1).-K. Zhou, Y.-K. Wang, H.-G. Gong, Y. Shi, Z. Wang, and B. Zhang, ''A fully-integrated optoelectronic detector with high gain bandwidth product,'' *IEEE Access*, vol. 7, pp. 53032–53039, 2019.
- [\[2\] H](#page-0-1). Jung, K.-S. Choi, J. Kim, and S.-G. Lee, ''Analysis and design of inductorless transimpedance amplifier employing nested feedforward noisecanceling amplifiers,'' *IEEE Trans. Microw. Theory Techn.*, vol. 70, no. 8, pp. 3923–3932, Aug. 2022.
- [\[3\] I](#page-0-2). Fabiano, M. Sosio, A. Liscidini, and R. Castello, ''SAW-less analog front-end receivers for TDD and FDD,'' *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3067–3079, Dec. 2013.
- [\[4\] M](#page-0-3). Abdulaziz, E. A. M. Klumperink, B. Nauta, and H. Sjöland, ''Improving receiver close-in blocker tolerance by baseband $G_m - C$ notch filtering,' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 3, pp. 885–896, Mar. 2019.
- [\[5\] J](#page-0-3). Jiang, J. Kim, A. I. Karsilayan, and J. Silva-Martinez, ''A 3–6-GHz highly linear I-channel receiver with over $+3.0$ -dBm in-band p1dB and 200-MHz baseband bandwidth suitable for 5G wireless and cognitive radio applications,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 8, pp. 3134–3147, Aug. 2019.
- [\[6\] G](#page-0-3). Pini, D. Manstretta, and R. Castello, ''Analysis and design of a 20-MHz bandwidth, 50.5-dBm OOB-IIP3, and 5.4-mW TIA for SAWless receivers,'' *IEEE J. Solid-State Circuits*, vol. 53, no. 5, pp. 1468–1480, May 2018.
- [\[7\] H](#page-0-3). Jung, D. R. Utomo, S.-K. Han, J. Kim, and S.-G. Lee, ''An 80 MHz bandwidth and 26.8 dBm OOB IIP3 transimpedance amplifier with improved nested feedforward compensation and multi-order filtering,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 10, pp. 3410–3421, Oct. 2020.
- [\[8\] N](#page-0-3). N. Miral, D. Manstretta, and R. Castello, ''A 17-mW 0.5–1.5-GHz bandwidth TIA based on an inductor-stabilized OTA with 35–42-dBm inband IIP3,'' *IEEE Solid-State Circuits Lett.*, vol. 5, pp. 13–16, 2022.
- [\[9\] N](#page-1-3). N. Miral, K. Sohal, D. Manstretta, and R. Castello, "Filtering trans-impedance amplifiers: From mW of power to GHz of bandwidth,'' in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, Apr. 2022, pp. 1–8.
- [\[10\]](#page-1-4) G. Pini, D. Manstretta, and R. Castello, ''Analysis and design of a 260-MHz RF bandwidth +22-dBm OOB-IIP3 mixer-first receiver with third-order current-mode filtering TIA,'' *IEEE J. Solid-State Circuits*, vol. 55, no. 7, pp. 1819–1829, Jul. 2020.
- [\[11\]](#page-1-4) I. Das and N. Nallam, "A four-phase passive mixer-first receiver with a low-power complementary common-gate TIA,'' *IEEE Access*, vol. 8, pp. 216580–216592, 2020.
- [\[12\]](#page-1-5) M. Sosio, A. Liscidini, and R. Castello, "An intuitive current-driven passive mixer model based on switched-capacitor theory,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 60, no. 2, pp. 66–70, Feb. 2013.
- [\[13\]](#page-1-6) D. Murphy, H. Darabi, A. Abidi, A. A. Hafez, A. Mirzaei, and M. Mikhemar, ''A blocker-tolerant, noise-cancelling receiver suitable for wideband wireless applications,'' *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2943–2963, Dec. 2012.
- [\[14\]](#page-1-7) C. Taol, L. Lei, Z. Chen, Z. Hong, and Y. Huang, "A 50 MHz bandwidth TIA based on two stage pseudo-differential OTA with cascode negative resistance and R-C compensation technique,'' in *Proc. IEEE 65th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2022, pp. 1–4.
- [\[15\]](#page-2-4) C. Tao, L. Lei, Z. Hong, and Y. Huang, "Wide-band inductorless and capacitorless LNTA based on cascode inverters,'' in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, May 2022, pp. 3073–3076.
- [\[16\]](#page-3-5) M. Tan and W.-H. Ki, "A cascode Miller-compensated three-stage amplifier with local impedance attenuation for optimized complex-pole control,'' *IEEE J. Solid-State Circuits*, vol. 50, no. 2, pp. 440–449, Feb. 2015.
- [\[17\]](#page-3-5) H. Aminzadeh, A. Ballo, and A. D. Grasso, "Frequency compensation of three-stage OTAs to achieve very wide capacitive load range,'' *IEEE Access*, vol. 10, pp. 70675–70687, 2022.
- [\[18\]](#page-3-6) X. Peng, W. Sansen, L. Hou, J. Wang, and W. Wu, ''Impedance adapting compensation for low-power multistage amplifiers,'' *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 445–451, Feb. 2011.
- [\[19\]](#page-3-7) K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation,'' *IEEE J. Solid-State Circuits*, vol. 38, no. 10, pp. 1691–1702, Oct. 2003.
- [\[20\]](#page-3-8) M. Abdulaziz, M. Törmänen, and H. Sjöland, ''A compensation technique for two-stage differential OTAs,'' *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 8, pp. 594–598, Aug. 2014.
- [\[21\]](#page-3-9) A. Nejdel, H. Sjöland, and M. Törmänen, ''A noise-cancelling receiver front-end with frequency selective input matching,'' *IEEE J. Solid-State Circuits*, vol. 50, no. 5, pp. 1137–1147, May 2015.
- [\[22\]](#page-3-9) X. Zhang, B. Chi, and Z. Wang, ''A 0.1–1.5 GHz harmonic rejection receiver front-end with phase ambiguity correction, vector gain calibration and blocker-resilient TIA,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 4, pp. 1005–1014, Apr. 2015.
- [\[23\]](#page-3-10) A. Vasilopoulos, G. Vitzilaios, G. Theodoratos, and Y. Papananos, ''A lowpower wideband reconfigurable integrated active-RC filter with 73 dB SFDR,'' *IEEE J. Solid-State Circuits*, vol. 41, no. 9, pp. 1997–2008, Sep. 2006.
- [\[24\]](#page-4-4) L. Ye, C. Shi, H. Liao, R. Huang, and Y. Wang, "Highly power-efficient active-RC filters with wide bandwidth-range using low-gain push-pull opamps,'' *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 1, pp. 95–107, Jan. 2013.
- [\[25\]](#page-4-5) J. Yan and R. L. Geiger, "A negative conductance voltage gain enhancement technique for low voltage high speed CMOS op amp design,'' in *Proc. 43rd IEEE Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2000, pp. 502–505 vol. 1.
- [\[26\]](#page-5-4) A. N. Mohieldin, E. Sanchez-Sinencio, and J. Silva-Martinez, ''A fully balanced pseudo-differential OTA with common-mode feedforward and inherent common-mode feedback detector,'' *IEEE J. Solid-State Circuits*, vol. 38, no. 4, pp. 663–668, Apr. 2003.
- [\[27\]](#page-0-4) M. De Matteis, A. Pipino, F. Resta, A. Pezzotta, S. D'Amico, and A. Baschirotto, ''A 63-dB DR 22.5-MHz 21.5-dBm IIP3 fourth-order FLFB analog filter,'' *IEEE J. Solid-State Circuits*, vol. 52, no. 7, pp. 1977–1986, Jul. 2017.
- [\[28\]](#page-0-4) M. de Matteis, A. Pezzotta, S. D'Amico, and A. Baschirotto, ''A 33 MHz 70 dB-SNR super-source-follower-based low-pass analog filter,'' *IEEE J. Solid-State Circuits*, vol. 50, no. 7, pp. 1516–1524, Jul. 2015.

CONG TAO (Student Member, IEEE) received the B.S. degree in electronic science and technology from the Huazhong University of Science and Technology, Wuhan, China, in 2019. He is currently pursuing the Ph.D. degree with the State Key Laboratory of Application Specific Integrated Circuits and System, School of Microelectronics, Fudan University, Shanghai, China.

His current research interests include surface acoustic wave (SAW) filter-less receiver design for

the 5G sub-6-GHz band, low noise amplifiers (LNA)/low noise transconductance amplifiers (LNTA), N-path filters, passive mixers, and operational transconductance amplifiers (OTA)/transimpedance amplifiers (TIA).

LIANGBO LEI received the B.S. and M.S. degrees from Fudan University, Shanghai, China, in 2018 and 2020, respectively, where he is currently pursuing the Ph.D. degree in integrated circuit and system design.

His research interests include analog signal processing circuits and RF receivers.

ZHIPENG CHEN is currently pursuing the master's degree in microelectronics with Fudan University, Shanghai, China.

His research interests include RF transceivers, power amplifiers, low noise amplifiers, and variable gain amplifiers.

YUMEI HUANG received the B.S. and M.S. degrees in electronics materials and devices from the Huazhong University of Science and Technology, Wuhan, China, in 1993 and 1996, respectively, and the Ph.D. degree in microelectronics from Fudan University, Shanghai, China, in 2004.

In July 2004, she joined the School of Microelectronics, Fudan University. From 2013 to 2014, she was a Visiting Scholar at the Georgia Institute of Technology, Atlanta, USA. She is currently an

Associate Professor with the School of Microelectronics, Fudan University. She has authored or coauthored over 60 technical articles. Her main research interests include CMOS RF/analog integrated circuits for wireless communication systems, multi-mode RF transceivers, and SAW-less wideband RF systems.

ZHILIANG HONG (Senior Member, IEEE) received the B.S. degree from the University of Science and Technology of China, Hefei, China, in 1970, and the Ph.D. degree from the Swiss Federal Institute of Technology (ETHZ), Zurich, Switzerland, in 1985.

He was the Leader of the Chinese Delegation in co-operation design with Venus System, TU Berlin, Berlin, Germany, in 1987, and an Associate Researcher with the University of California

at Berkeley, Berkeley, CA, USA, in 1989. From 1992 to 1994, he was a Guest Professor with the University of Hannover, Hanover, Germany, and a Guest Researcher with ETHZ, in 2000. He is currently a Professor with Fudan University, Shanghai, China. He has authored more than 300 technical articles in analog, mixed-signal, RF integrated circuits, and system-on-chip. He has authored the books *Computer Architecture and RISC Design* (Fudan Press, 2005) and *Analog Integrated Circuit Analysis and Design* (Science Press, 2009). He served as an ISSCC-TPC Member, from 2016 to 2019; the Program Chair for IEEE ASICON, in 2005 and 2010; and the Editor for the *Research and Progress of Solid State Electronics*.

 $\ddot{\bullet}$ $\ddot{\bullet}$ $\ddot{\bullet}$