

RESEARCH ARTICLE

Quantitative Hot Carrier Injection Analysis of N-Type Tunnel Field-Effect Transistors

JAE SEUNG WOO^{ID}, (Graduate Student Member, IEEE), JANG WOO LEE^{ID}, (Member, IEEE),
AND WOO YOUNG CHOI^{ID}, (Senior Member, IEEE)

Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, Republic of Korea
Inter-University Semiconductor Research Center (ISRC), Seoul National University, Seoul 08826, Republic of Korea

Corresponding author: Woo Young Choi (wooyoung@snu.ac.kr)

This work was supported by the National Research Foundation (NRF) of Korea funded by the Ministry of Science and ICT (MSIT) under Grant NRF-2021M3F3A2A01037927, NRF-2022M3F3A2A01073944 (Intelligent Semiconductor Technology Development Program), Grant NRF-2022M3I7A1078544 (Process-In-Memory Semiconductor Technology Development Program), and Grant NRF-2021R1A2C1007931 (Mid-Career Researcher Program).

ABSTRACT The hot carrier injection (HCI) of tunnel field-effect transistors (TFETs) is analyzed quantitatively under various conditions in terms of HCI-induced gate current (I_G), HCI probability (I_G/I_D), potential energy, and lateral/vertical electric field for the first time. For example, the I_G and I_G/I_D of TFETs are predicted in comparison with those of metal-oxide semiconductor FETs (MOSFETs) with the variation of gate voltage (V_G), drain voltage (V_D), gate insulator thickness (T_{ins}), and channel length (L_{ch}). According to the simulation results, TFETs show higher HCI probability than MOSFETs under the entire bias conditions because the former features strong peak lateral field at source-channel junction. For example, TFETs show $\sim 1.8 \times 10^2$ x higher HCI current and $\sim 5.9 \times 10^6$ x higher HCI probability than MOSFETs at $V_G = 4$ V and $V_D = 3$ V. The optimal HCI bias condition of TFETs is also analyzed.

INDEX TERMS Tunnel field-effect transistors (TFETs), metal-oxide field-effect transistors (MOSFETs), hot carrier injection.

I. INTRODUCTION

Tunnel field-effect transistors (TFET) have emerged as one of the most promising extremely low-power electron devices owing to their abrupt on-off switching, low off-current, weak temperature dependence, and CMOS process compatibility [1], [2]. Recently, reliability issues of TFETs have been studied extensively [3], [4], [5], [6], [7]. TFETs feature a strong peak electric field on the source side, leading to the following problems: work function variation [3], hot carrier degradation, and bulk/interface trap generation [4], [5], [6], [7]. It was revealed that the source-side bulk traps generated by the hot carrier injection (HCI) were the main causes of the threshold voltage shift of TFETs [6]. By contrast, HCI can contribute to TFET-based flash memory for extremely low-power applications [8], [9], [10]. Also, by using HCI, weight can be updated

The associate editor coordinating the review of this manuscript and approving it for publication was Huamin Li^{ID}.

in both floating-gate memory and SONOS memory for analog in-memory-computing [10], [12], [13]. Thus, quantitative analysis of HCI has become an important research topic in TFETs. Although TFETs show more severe HCI than metal-oxide field-effect transistors (MOSFET), to the best of our knowledge, contrary to MOSFETs, the HCI of TFETs has rarely been analyzed quantitatively. Previously, for example, it was reported that TFETs have more serious hot carrier degradation effects than MOSFETs [4], [6]. However, the HCI rate and its maximum bias condition of TFETs still remain unknown. Even though some papers discussed the HCI of TFET-based flash memory cells, they showed only the HCI probability with the drain voltage (V_D), gate insulator thickness (T_{ins}), and channel length (L_{ch}) fixed [14], [15]. Also, most of previous HCI analyses of TFETs were based on the lucky-electron model [16], which has a low model accuracy of gate current (I_G) and maximum HCI location.

In this work, the HCI of TFETs was analyzed quantitatively in comparison with that of MOSFETs. The current,




FIGURE 1. Simulated structure of (a) a TFET and (b) a MOSFET.

TABLE 1. Summarized reference device parameter values.

Parameters	TFETs	MOSFETs
L_{ch}	200 nm	200 nm
T_{ins}	3 nm	3 nm
T_{ch}	20 nm	20 nm
T_{BOX}	100 nm	100 nm
Source doping concentration (N_s)	$1 \times 10^{20} \text{ cm}^{-3}$ (p-type)	$1 \times 10^{20} \text{ cm}^{-3}$ (n-type)
Drain doping concentration (N_D)	$1 \times 10^{20} \text{ cm}^{-3}$ (n-type)	$1 \times 10^{20} \text{ cm}^{-3}$ (n-type)
Channel doping concentration	$1 \times 10^{16} \text{ cm}^{-3}$ (p-type)	$1 \times 10^{16} \text{ cm}^{-3}$ (p-type)

current density, and probability of HCI are discussed under various bias conditions and device dimensions using technology computer-aided design (TCAD) simulation. Using the accurate HCI model based on spherical harmonic expansion of the Boltzmann transport equation (SHE-BTE), the HCI of TFETs was analyzed quantitatively. Based on the simulation results, the bias condition for the optimal HCI of TFETs was analyzed. Also, HCI programming operations of both TFET-based and MOSFET-based flash memories were compared.

II. DEVICE STRUCTURE AND SIMULATION METHODOLOGY

For the quantitative HCI analysis, two-carrier and two-dimensional device simulations were performed using a commercial TCAD simulator [17]. Dynamic nonlocal band-to-band tunneling, Shockley-Read-Hall recombination, Philips unified mobility model, and Fermi distribution were used. Precisely calculated A and B parameters of Kane’s model are used for band-to-band tunneling [18]. The I_G was calculated using the SHE-BTE HCI model, which includes the nonlocal carrier energy and carrier distribution [19]. Also, SHE-BTE model is used for the precise HCI analysis because it is the most accurate HCI model in commercial TCAD simulator which shows the consistent result with Monte-Carlo method even in the case of short channel MOSFETs [20].

Fig. 1 shows the simulated n-type fully depleted silicon-on-insulator (FD-SOI) TFET and MOSFET. For a fair comparison, both devices had the same device structure and parameters, except for the source doping type. T_{ch} and T_{BOX} represent the thicknesses of SOI and buried oxide (BOX) layers, respectively. The detailed simulation parameters are presented in Table 1.




FIGURE 2. (a) I_D -vs.- V_G , I_G -vs.- V_G and (b) I_G/I_D -vs.- V_G curves of TFETs and MOSFETs.




FIGURE 3. HCI mechanisms and their key parameters (E_Y , PE, and E_X) of (a) TFETs and (b) MOSFETs with the reference bias and dimension. First, electrons accelerated by peak E_Y gain electron energy from PE and become hot electrons. Second, HCI occurs by redirection of electron movement to gate electrode because of E_X . E_Y and electron energy of (c) TFETs and (d) MOSFETs. E_X and gate current density of (e) TFETs and (f) MOSFETs. Maximum HCI point of TFETs and MOSFETs are located at 34 nm and 195 nm in the channel position, respectively.

All electrical properties are extracted at the silicon channel surface following $A-A'$ cutline, as shown in Fig. 1. In this study, only hot electron injection is considered because avalanche-generated holes and secondary electrons are negligible in both n-channel FD-SOI TFETs [21] and MOSFETs without body bias [19], [22]. Thus, I_G and the ratio of I_G to the drain current (I_D) correspond to the HCI current and HCI probability, respectively. The electron energy is the average electron kinetic energy calculated using SHE-BTE. The source voltage (V_S) is fixed at 0 V.

III. RESULTS AND DISCUSSION

Before discussing the influence of bias conditions and device dimensions on the HCI, TFETs and MOSFETs were compared under the reference bias and dimension conditions. The reference bias condition was $V_G = V_D = 4 \text{ V}$, and the reference device dimensions are summarized in Table 1. Fig. 2 shows the simulated I_D -vs.- V_G , I_G -vs.- V_G , and




FIGURE 4. Three key HCI parameters with the variation of V_G in the case of (a) TFETs and (b) MOSFETs. As V_G decreases, both E_Y and PE decrease in TFETs while only E_Y increases in MOSFETs. However, because of negative V_{GD} , E_X repels the hot electrons away from the gate electrode in MOSFETs. E_Y and electron energy of (c) TFETs and (d) MOSFETs. E_X and gate current density of (e) MOSFETs and (f) TFETs. Maximum HCI point of MOSFETs and are located at 51 nm and 176 nm in the channel position, respectively.

I_G/I_D -vs.- V_G curves of TFETs and MOSFETs. At the reference bias, the I_D of TFETs and MOSFETs are $\sim 0.341 \mu A/\mu m$ and $\sim 13 \text{ nA}/\mu m$, respectively. Thus, TFETs feature a $\sim 3.8 \times 10^4$ x lower I_D than MOSFETs. The significantly low I_D of TFET is induced because of the current mechanism [23]. The I_g of TFETs and MOSFETs are $\sim 0.314 \text{ nA}/\mu m$ and $\sim 7.04 \text{ nA}/\mu m$, respectively. TFETs show more lower I_G than that of the MOSFETs because I_G , which is a result of HCI, is a function of the I_D [18]. Therefore, TFETs feature a ~ 22.4 x lower I_G and $\sim 1.7 \times 10^3$ x higher I_G/I_D than MOSFETs at $V_G = V_D = 4 \text{ V}$ reference bias condition. The higher I_G/I_D implies that TFETs have a higher HCI efficiency than MOSFETs. The underlying physics is explained in Fig. 3, which compares the HCI mechanisms of MOSFETs and TFETs under the reference bias condition. As shown in Figs. 3a and 3b, the HCI is affected by the following three HCI parameters: peak lateral electric field (E_Y), potential energy (PE), and vertical electric field (E_X) [16], [24]. The first two HCI parameters determine the electron energy required to overcome the 3.1-eV Si-SiO₂ energy barrier height. The probability that electrons gain energy by the first two HCI parameters can be expressed as follows [24]:

$$P = \exp \left[-\frac{1}{eE} \int_0^\varepsilon \frac{d\varepsilon'}{v(\varepsilon')\tau(\varepsilon')} \right] \quad (1)$$

where e and E are electronic charge the lateral electric field, respectively; v is electron velocity; τ is the mean time between scatterings; ε is the electron energy.




FIGURE 5. I_G and I_G/I_D ratio of TFETs and MOSFETs with the variation of V_D at $V_G = 4 \text{ V}$.

While the third parameter determines the probability of momentum redirection and transmission towards the gate and image barrier height, which can be expressed as follows [19]:

$$\Gamma(\varepsilon) = \exp \left(-\frac{2}{\hbar} \int_0^{t_{ins}} \sqrt{2m_{ins}[E_B(r) - \varepsilon]} \Theta [E_B(r) - \varepsilon] dr \right) \quad (2)$$

$$E_B(r) = E_{B0} + qF_{ins}r + E_{im}(r) \quad (3)$$

where m_{ins} is the insulator effective mass; F_{ins} is the insulator field, E_{im} and E_{B0} are the image barrier lowering effect and the 3.1-eV Si-SiO₂ energy barrier height, respectively; τ is the mean time between scatterings; Θ is the step function. In the case of TFETs, the peak E_Y and abrupt PE drop occur around the source-to-channel junction owing to their p-i-n structure [25], [26]. This induces a lag in the electron energy behind the peak E_Y , resulting in strong electron velocity overshoots and eventually high electron energy as the probability of gaining energy increases following (1) [27]. Thus, the electrons accelerated by E_Y obtain the highest electron energy around the source-channel junction where strong E_X induced by the positive gate-source voltage (V_{GS}) is applied, as shown in Figs. 3c and 3e. It is observed that the peak HCI of TFETs occurs around the source-channel junction. Note that the peak HCI point corresponds to the location where I_G density is maximum. In contrast, in the case of MOSFETs, peak E_Y and PE drop are observed around the drain pinch-off region where weak E_X is applied due to the gate-drain voltage (V_{GD}), as shown in Figs. 3d and 3f. Thus, the hot electrons are more easily delivered towards gate electrode in TFETs than MOSFETs as the higher probability of momentum redirection is induced following (2) thanks to stronger E_Y . In summary, TFETs are more HCI-efficient than MOSFETs because all three and only the two HCI parameters contribute to the HCI process in the case of the former and latter, respectively. Moreover, MOSFETs have dispersed E_Y and PE drop over the channel under the reference bias condition, which lowers electron energy.




FIGURE 6. HCI mechanisms and their key parameters of (a) TFETs and (b) MOSFETs as a function of V_D . Only PE decreases in TFETs while both E_y and PE decrease in MOSFETs. E_y and electron energy of (c) MOSFETs and (d) TFETs. E_x and gate current density of (e) MOSFETs and (f) TFETs. Maximum HCI point of TFETs and MOSFETs are located at 30 nm and 200 nm in the channel position, respectively.




FIGURE 7. I_G/I_D and ψ_{CH} of TFETs with the variation of (a) V_D and (b) V_G .

A. HCI WITH THE VARIATION OF BIAS CONDITIONS

In this section, V_G becomes lower than that of the reference bias condition to compare the HCI of TFETs and MOSFETs under the $V_G < V_D$ condition. When V_G and V_D are 3 and 4 V, respectively, TFETs have $\sim 19.8x$ lower I_G and $\sim 4.8 \times 10^3x$ higher I_G/I_D than MOSFETs, as shown in Fig. 2. This implies that TFETs exhibit higher HCI efficiency than MOSFETs, even under $V_G < V_D$ conditions. Fig. 4 shows the reason for this. Negative V_{GD} induces negative E_x around the channel-drain junction, which repels hot electrons away from the gate. In the case of MOSFETs, even if the electron energy increases as V_G decreases owing to the increased peak E_y as shown in Fig. 4d, the peak HCI occurring at the channel-drain junction is disturbed by the negative E_x as shown in Fig. 4f. In contrast, the HCI of TFETs is rarely affected by the negative E_x . Thus, even if a lower V_G reduces E_y , PE, and finally the electron energy in the case of TFETs, the peak HCI occurs around the source-channel junction where high electron energy and strong positive E_x remain, as shown in Figs. 4c and 4e.




FIGURE 8. I_G and I_G/I_D ratio of TFETs and MOSFETs with the variation of T_{ins} at $V_G = 4$ V and $V_D = 4$ V.




FIGURE 9. HCI mechanisms and their key parameters of (a) TFETs and (b) MOSFETs as a function of T_{ins} . E_y decreases in TFETs while E_y increases in MOSFETs. E_y and electron energy of (c) MOSFETs and (d) TFETs. E_x and gate current density of (e) MOSFETs and (f) TFETs. Maximum HCI point of TFETs and MOSFETs are located at 50 nm and 194 nm in the channel position, respectively.

Subsequently, the HCI of TFETs and MOSFETs were compared under the $V_G > V_D$ condition by lowering V_D as shown in Fig. 5. MOSFETs exhibit more abrupt I_G and I_G/I_D reductions than TFETs as V_D decreases. Note that TFETs show $\sim 1.8 \times 10^2x$ higher I_G and $\sim 5.9 \times 10^6x$ higher I_G/I_D than MOSFETs at $V_G = 4$ V and $V_D = 3$ V. Figs. 6a and 6b show the reason for this. Among the three HCI parameters, as V_D decreases, TFETs experience only PE reduction, whereas MOSFETs experience both E_y and PE reduction. The peak E_y of TFETs rarely changes because it depends only on V_G . Thus, lower V_D reduces the electron energy of MOSFETs more than that of the TFETs, as shown in Figs. 6c and 6d. In addition, the strong E_x of TFETs lowers the Si-SiO₂ energy barrier height owing to the image charge




FIGURE 10. I_G and I_G/I_D ratio of TFETs and MOSFETs with the variation of L_{ch} .




FIGURE 11. HCI mechanisms and their key parameters of (a) TFETs and (b) MOSFETs as a function of L_{ch} . All three parameters of TFETs do not change while E_Y increases in MOSFETs as L_{ch} decreases. E_Y and electron energy of (c) MOSFETs and (d) TFETs. E_X and gate current density of (e) MOSFETs and (f) TFETs. Maximum HCI point of TFETs and MOSFETs are located at 34 nm and 157 nm in the channel position, respectively.

effects [19], [24]. This makes the HCI of TFETs efficient even at $V_D = 3V$, while high V_D is needed for the HCI programming of MOSFET-based flash memory [28], [29]. Thus, TFETs are more HCI-efficient than MOSFETs under all bias conditions.

Finally, the optimal HCI bias condition of the TFETs can be determined where the PE saturates. Fig. 7 shows I_G/I_D and channel potential (Ψ_{CH}) as functions of V_D and V_G . Ψ_{CH} is used to extract PE because PE is $q \cdot (\Psi_{CH} - V_S)$ in TFETs [30], which becomes $q \cdot \Psi_{CH}$ at $V_S = 0 V$. Ψ_{CH} is extracted in the middle of the channel. Fig. 7 shows that both I_G/I_D and Ψ_{CH} saturate when $V_G - V_D$ is equal to 0.26 V, which corresponds to threshold voltage (V_{th}). The V_{th} of TFETs is defined as V_G when Ψ_{CH} saturates [30], [31]. Thus, the optimal HCI condition of TFETs is $V_G - V_{th} = V_D$.




FIGURE 12. (a) I_G -vs- V_G curves and (b) I_G/I_D -vs- V_G curves of TFETs and MOSFETs with various device dimensions at $V_D = 4 V$. (c) I_G -vs- V_G curves and (d) I_G/I_D -vs- V_G curves of TFETs and MOSFETs with various device dimensions at $V_D = 3 V$.

B. HCI WITH THE VARIATION OF DEVICE DIMENSIONS

The HCI of TFETs and MOSFETs were compared for various device dimensions: T_{ins} and L_{ch} . First, the dependency of HCI on T_{ins} is discussed. Under the reference bias condition, with the increment of T_{ins} , both I_G and I_G/I_D of TFETs decrease, while those of MOSFETs increase, as shown in Fig. 8. T_{ins} affect the channel screening length (λ_{ch}) by adjusting the gate controllability [32], [33]. Larger T_{ins} lowers the peak E_Y of TFETs because of λ_{ch} increase, which decreases the peak electron energy, as shown in Figs. 9a and 9c. Thus, in the case of TFETs, large T_{ins} lowers the peak E_Y and electron energy as well as the peak E_X , which suppresses HCI, as shown in Fig. 9e. However, MOSFETs exhibit the opposite trend because of the widening of the pinch-off region. Larger T_{ins} boost the peak E_Y at the channel-drain junction owing to λ_{ch} increase and raises the electron energy, as shown in Fig. 9d. Thus, E_X weakened by T_{ins} increase is compensated by the higher electron energy [34]. Thus, contrary to MOSFETs, TFETs become more HCI-efficient as T_{ins} decreases. This implies that TFET-based flash memory can achieve a low operating voltage with high immunity to short-channel effects.

Subsequently, Fig. 10 compares the HCI s of both the devices in terms of L_{ch} . It is observed that L_{ch} reduction rarely affects the I_G and I_G/I_D of TFETs, whereas it significantly increases those of MOSFETs because the former has stronger short-channel effect immunity than the latter [35]. In the case of TFETs, all the three HCI parameters are independent of L_{ch} as shown in Fig. 11a. In contrast, in the case of MOSFETs, short-channel effects boost the peak E_Y , electron energy, and HCI rate while reducing E_X as L_{ch} decreases. In other words, the higher electron energy limited by the weak E_X makes




FIGURE 13. Structure and program mechanism of (a) TFET-based flash and (b) MOSFET-based flash memories. By using HCI, electrons are injected in the floating gate region (N⁺ poly silicon). Transfer curves of (c) TFET-based flash and (d) MOSFET-based flash memories.




FIGURE 14. Simulated (a) ΔV_{th} as a function of $t_{program}$ and (b) program energy as a function of ΔV_{th} in both TFET-based and MOSFET-based flash memories at $V_G = 10$ V, $V_D = 4$ V program bias condition. Simulated (c) ΔV_{th} as a function of $t_{program}$ and (d) program energy as a function of ΔV_{th} in both TFET-based and MOSFET-based flash memories at $V_G = 10$ V, $V_D = 3$ V program bias condition.

MOSFETs less HCI efficient than TFETs. Also, although high HCI efficiency is expected in the case of short-channel MOSFET-based flash memory, severe short channel effects induce poor gate controllability which limits the downscaling of MOSFET-based flash memory [36].

Finally, the HCIs of TFETs and MOSFETs were compared under various bias and dimension conditions. As shown in Figs. 12a and 12b, even if TFETs have a lower I_G than MOSFETs, the former shows higher I_G/I_D than the latter,

regardless of the dimensions under the reference bias. Furthermore, under the $V_G > V_D$ condition, TFETs show higher I_G and I_G/I_D than MOSFETs, regardless of the dimension conditions, as shown in Figs. 12c and 12d. It is confirmed that TFETs show higher I_G/I_D under all simulated conditions and higher I_G under $V_G > V_D$ conditions than MOSFETs.

C. EXTREMELY LOW POWER PROGRAMMING OPERATION IN TFET-BASED FLASH MEMORY

The high HCI probability of TFETs can be utilized for the implementation of TFET-based flash memory for extremely-low power programming. TFET-based flash memory will be compared with MOSFET-based one. Figs. 13a and 13b show the simulated structures and program mechanism of both kinds of memory cells. N⁺ poly-silicon floating gates are used whose doping concentration is $1 \times 10^{20} \text{ cm}^{-3}$. T_{tunnel} , $T_{floating}$, and T_{block} mean the bottom oxide thickness, floating gate thickness, and blocking oxide thickness, respectively. T_{tunnel} , $T_{floating}$ and T_{block} are 8 nm, 20 nm, and 15 nm, respectively [37], [38]. L_{ch} , T_{ch} , T_{box} , N_S , and N_D of both kinds of flash memory cells are the same as in Table 1. Figs. 13c and 13d show the simulated I_D -vs.- V_G curves of TFET-based and MOSFET-based flash memory cells under the pristine and programmed state. Using constant current method, V_{th} is extracted at $I_D = 10^{-17} \text{ A}/\mu\text{m}$ for TFET-based flash and $10^{-10} \text{ A}/\mu\text{m}$ for MOSFET-based one. By performing HCI program ($V_G = 10$ V, $V_D = 4$ V, and $t_{program} = 10 \mu\text{s}$, where $t_{program}$ means program time), V_{th} shifts (ΔV_{th} 's) of TFET-based and MOSFET-based flash memory cells are 2.85 V and 3.41 V, respectively. Even if TFET-based flash shows smaller ΔV_{th} 's than MOSFET-based one due to lower I_G , the former is superior to the latter in terms of program energy thanks to HCI-efficient program. Fig. 14 shows ΔV_{th} 's of both cases as a function of $t_{program}$ and program energy ($V_D \cdot I_D \cdot t_{program}$). As shown in Figs. 14a and 14b, despite longer $t_{program}$, TFET-based flash memory only consumes 0.52 pJ to achieve $\Delta V_{th} = 3.42$ V at $V_G = 10$ V, $V_D = 4$ V program condition, which is $\sim 4 \times 10^5$ x lower than MOSFET-based one. Figs. 14c and 14d show the program case with lower V_D ($V_G = 10$ V, $V_D = 3$ V program condition), TFET-based flash memory shows $\sim 2 \times 10^6$ x lower program energy than MOSFET-based one in addition to shorter $t_{program}$ because the HCI of TFETs is less sensitive to V_D than that of MOSFETs. High HCI program efficiency of TFET-based flash memory will be helpful for extremely low-power neuromorphic applications where on-chip weight training is frequently occurs.

IV. CONCLUSION

The HCI of TFETs was quantitatively analyzed in comparison with that of MOSFETs with variations in V_G , V_D , T_{ins} , and L_{ch} . TFETs show higher I_G/I_D than MOSFETs under the entire bias condition, meeting the two requirements simultaneously: high electron energy and strong E_X . However, MOSFETs can satisfy only one of these requirements. It was

revealed that the optimal HCI bias condition of TFETs is $V_G - V_{th} = V_D$. It is confirmed that TFET-based flash memory features lower program power consumption and higher program efficiency than MOSFET-based flash memory.

REFERENCES

- [1] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, Aug. 2007, doi: [10.1109/LED.2007.901273](https://doi.org/10.1109/LED.2007.901273).
- [2] J. Wan, C. L. Royer, A. Zaslavsky, and S. Cristoloveanu, "Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling," *Solid-State Electron.*, vols. 65–66, pp. 226–233, Nov./Dec. 2011, doi: [10.1016/j.sse.2011.06.012](https://doi.org/10.1016/j.sse.2011.06.012).
- [3] K. M. Choi and W. Y. Choi, "Work-function variation effects of tunneling field-effect transistors (TFETs)," *IEEE Electron Device Lett.*, vol. 34, no. 8, pp. 942–944, Aug. 2013, doi: [10.1109/LED.2013.2264824](https://doi.org/10.1109/LED.2013.2264824).
- [4] G. F. Jiao, Z. X. Chen, H. Y. Yu, X. Y. Huang, D. M. Huang, N. Singh, G. Q. Lo, D.-L. Kwong, and M.-F. Li, "New degradation mechanisms and reliability performance in tunneling field effect transistors," in *IEDM Tech. Dig.*, Baltimore, MD, USA, Dec. 2009, pp. 1–4, doi: [10.1091/IEDM.2009.5424234](https://doi.org/10.1091/IEDM.2009.5424234).
- [5] G. F. Jiao, Z. X. Chen, H. Y. Yu, X. Y. Huang, D. M. Huang, N. Singh, G. Q. Lo, D.-L. Kwong, and M.-F. Li, "Experimental studies of reliability issues in tunneling field-effect transistors," *IEEE Electron Device Lett.*, vol. 31, no. 5, pp. 396–398, May 2010, doi: [10.1109/LED.2010.2042923](https://doi.org/10.1109/LED.2010.2042923).
- [6] X. Y. Huang, G. F. Jiao, W. Cao, D. Huang, H. Y. Yu, Z. X. Chen, N. Singh, G. Q. Lo, D. L. Kwong, and M. F. Li, "Effect of interface traps and oxide charge on drain current degradation in tunneling field-effect transistors," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 779–781, Aug. 2010, doi: [10.1109/LED.2010.2050456](https://doi.org/10.1109/LED.2010.2050456).
- [7] S. C. Kang, D. Lim, S. J. Kang, S. K. Lee, C. Choi, D. S. Lee, and B. H. Lee, "Hot-carrier degradation estimation of a silicon-on-insulator tunneling FET using ambipolar characteristics," *IEEE Electron Device Lett.*, vol. 40, no. 11, pp. 1716–1719, Nov. 2019, doi: [10.1109/LED.2019.2942837](https://doi.org/10.1109/LED.2019.2942837).
- [8] I. Huh, W. Y. Cheon, and W. Y. Choi, "Subthreshold-swing-adjustable tunneling-field-effect-transistor-based random-access memory for non-volatile operation," *Appl. Phys. Lett.*, vol. 108, no. 15, Apr. 2016, Art. no. 153506, doi: [10.1063/1.4947007](https://doi.org/10.1063/1.4947007).
- [9] Y.-R. Jhan, Y.-C. Wu, H.-Y. Lin, M.-F. Hung, Y.-H. Chen, and M.-S. Yeh, "High performance of fin-shaped tunnel field-effect transistor SONOS nonvolatile memory with all programming mechanisms in single device," *IEEE Trans. Electron Devices*, vol. 61, no. 7, pp. 2364–2370, Jul. 2014, doi: [10.1109/TED.2014.2323477](https://doi.org/10.1109/TED.2014.2323477).
- [10] J. W. Lee, J. S. Woo, and W. Y. Choi, "Synaptic tunnel field-effect transistors for extremely-low-power operation," *IEEE Electron Device Lett.*, vol. 43, no. 7, pp. 1149–1152, Jul. 2022, doi: [10.1109/LED.2022.3179173](https://doi.org/10.1109/LED.2022.3179173).
- [11] F. Merrikh-Bayat, X. Guo, M. Klachko, M. Prezioso, K. K. Likharev, and D. B. Strukov, "High-performance mixed-signal neurocomputing with nanoscale floating-gate memory cell arrays," *IEEE Trans. Neural Netw. Learn. Syst.*, vol. 29, no. 10, pp. 4782–4790, Oct. 2018, doi: [10.1109/TNNLS.2017.2778940](https://doi.org/10.1109/TNNLS.2017.2778940).
- [12] H. Kim, S. Hwang, J. Park, S. Yun, J. H. Lee, and B. G. Park, "Spiking neural network using synaptic transistors and neuron circuits for pattern recognition with noisy images," *IEEE Electron Device Lett.*, vol. 39, no. 4, pp. 630–633, Feb. 2018, doi: [10.1109/LED.2018.2809661](https://doi.org/10.1109/LED.2018.2809661).
- [13] Y. Feng, B. Chen, J. Liu, Z. Sun, H. Hu, J. Zhang, X. Zhan, and J. Chen, "Design-technology co-optimizations (DTCO) for general-purpose computing in-memory based on 55nm NOR flash technology," in *IEDM Tech. Dig.*, Dec. 2021, p. 12, doi: [10.1109/IEDM19574.2021.9720625](https://doi.org/10.1109/IEDM19574.2021.9720625).
- [14] H. Wu, S. Qin, Y. Cai, Q. Huang, and R. Huang, "High-gate-injection tunneling field effect transistor for flash memory applications," in *Proc. IEEE 11th Int. Conf. Solid-State Integr. Circuit Technol.*, Oct. 2012, pp. 1–3, doi: [10.1109/ICSICT.2012.6466678](https://doi.org/10.1109/ICSICT.2012.6466678).
- [15] S. Qin, P. Tang, Y. Cai, Q. Huang, Y. Tang, and R. Huang, "A novel high programming efficiency and highly scalable flash memory cell based on tunneling FET (TFET)," *ECS Trans.*, vol. 34, no. 1, pp. 9–15, Mar. 2011, doi: [10.1149/1.3567552](https://doi.org/10.1149/1.3567552).
- [16] S. Tam, P.-K. Ko, and C. Hu, "Lucky-electron model of channel hot-electron injection in MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-31, no. 9, pp. 1116–1125, Sep. 1984, doi: [10.1109/T-ED.1984.21674](https://doi.org/10.1109/T-ED.1984.21674).
- [17] *TCAD Sentaurus Device Manual*, Synopsys, Inc., Mountain View, CA, USA, 2019, pp. 436–440.
- [18] K.-H. Kao, A. S. Verhulst, W. G. Vandenberghe, B. Sorée, G. Groeseneken, and K. De Meyer, "Direct and indirect band-to-band tunneling in germanium-based TFETs," *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 292–301, Feb. 2012, doi: [10.1109/TED.2011.2175228](https://doi.org/10.1109/TED.2011.2175228).
- [19] S. Jin, A. Wettstein, W. Choi, F. M. Bufler, and E. Lyumkis, "Gate current calculations using spherical harmonic expansion of Boltzmann equation," in *Proc. Int. Conf. Simulation Semiconductor Processes Devices*, Sep. 2009, pp. 1–4, doi: [10.1109/SISPAD.2009.5290216](https://doi.org/10.1109/SISPAD.2009.5290216).
- [20] A. Zaka, Q. Rafhay, M. Iellina, P. Palestri, R. Clerc, D. Rideau, D. Garetto, E. Dornel, J. Singer, G. Pananakakis, C. Tavernier, and H. Jaouen, "On the accuracy of current TCAD hot carrier injection models in nanoscale devices," *Solid-State Electron.*, vol. 54, no. 12, pp. 1669–1674, Dec. 2010, doi: [10.1016/j.sse.2010.06.014](https://doi.org/10.1016/j.sse.2010.06.014).
- [21] G. A. M. Hurkx, H. C. de Graaff, W. J. Kloosterman, and M. P. G. Knuvers, "A new analytical diode model including tunneling and avalanche breakdown," *IEEE Trans. Electron Devices*, vol. 39, no. 9, pp. 2090–2098, Sep. 1992, doi: [10.1109/16.155882](https://doi.org/10.1109/16.155882).
- [22] J. D. Bude, A. Frommer, M. R. Pinto, and G. R. Weber, "EEPROM/flash sub 3.0 V drain-source bias hot carrier writing," in *IEDM Tech. Dig.*, Dec. 1995, pp. 989–992, doi: [10.1109/IEDM.1995.499382](https://doi.org/10.1109/IEDM.1995.499382).
- [23] U. E. Avci, D. H. Morris, and I. A. Young, "Tunnel field-effect transistors: Prospects and challenges," *IEEE J. Electron Devices Soc.*, vol. 3, no. 3, pp. 88–95, May 2015, doi: [10.1109/JEDS.2015.2390591](https://doi.org/10.1109/JEDS.2015.2390591).
- [24] K. Hasnat, C.-F. Yeap, S. Jallepalli, W.-K. Shih, S. A. Hareland, V. M. Agostinelli, A. F. Tasch, and C. M. Maziar, "A pseudo-lucky electron model for simulation of electron gate current in submicron NMOSFET's," *IEEE Trans. Electron Devices*, vol. 43, no. 8, pp. 1264–1273, Aug. 1996, doi: [10.1109/16.506778](https://doi.org/10.1109/16.506778).
- [25] L. D. Michielis, L. Lattanzio, and A. M. Ionescu, "Understanding the superlinear onset of tunnel-FET output characteristic," *IEEE Electron Device Lett.*, vol. 33, no. 11, pp. 1523–1525, Nov. 2012, doi: [10.1109/LED.2012.2212175](https://doi.org/10.1109/LED.2012.2212175).
- [26] G. Han, Y. Yang, P. Guo, C. Zhan, K. Lu Low, K. Hui Goh, B. Liu, E.-H. Toh, and Y.-C. Yeo, "PBTI characteristics of N-channel tunneling field effect transistor with HfO₂ gate dielectric: New insights and physical model," in *Proc. Tech. Program VLSI Technol., Syst. Appl.*, Apr. 2012, pp. 1–2, doi: [10.1109/VLSI-TSA.2012.6210114](https://doi.org/10.1109/VLSI-TSA.2012.6210114).
- [27] T. Grasser, T.-W. Tang, H. Kosina, and S. Selberherr, "A review of hydrodynamic and energy-transport models for semiconductor device simulation," *Proc. IEEE*, vol. 91, no. 2, pp. 251–274, Feb. 2003, doi: [10.1109/JPROC.2002.808150](https://doi.org/10.1109/JPROC.2002.808150).
- [28] E. Takeda, Y. Nakagome, H. Kume, and S. Asai, "New hot-carrier injection and device degradation in submicron MOSFETs," *IEE Proc. I Solid-State Electron Devices*, vol. 130, no. 3, pp. 144–149, Jun. 1983, doi: [10.1049/ip-i-1.1983.0026](https://doi.org/10.1049/ip-i-1.1983.0026).
- [29] V. D. Marca, J. Postel-Pellerin, G. Just, P. Canet, and J.-L. Ogier, "Impact of endurance degradation on the programming efficiency and the energy consumption of NOR flash memories," *Microelectron. Rel.*, vol. 54, nos. 9–10, pp. 2262–2265, Sep. 2014, doi: [10.1016/j.microrel.2014.07.063](https://doi.org/10.1016/j.microrel.2014.07.063).
- [30] A. Acharya, S. Dasgupta, and B. Anand, "A novel V_{DSAT} extraction method for tunnel FETs and its implication on analog design," *IEEE Trans. Electron Devices*, vol. 64, no. 2, pp. 629–633, Feb. 2017, doi: [10.1109/TED.2016.2635688](https://doi.org/10.1109/TED.2016.2635688).
- [31] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu, "A tunneling field effect transistor model combining interband tunneling with channel transport," *J. Appl. Phys.*, vol. 110, no. 10, Nov. 2011, Art. no. 054509, doi: [10.1063/1.3658871](https://doi.org/10.1063/1.3658871).
- [32] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy efficient electronic switches," *Nature*, vol. 479, no. 7373, pp. 329–337, Nov. 2011, doi: [10.1038/nature10679](https://doi.org/10.1038/nature10679).
- [33] I. Huh, S. Park, M. Shin, and W. Y. Choi, "An accurate drain current model of monolayer transition-metal dichalcogenide tunnel FETs," *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3502–3507, Aug. 2017, doi: [10.1109/TED.2017.2716339](https://doi.org/10.1109/TED.2017.2716339).
- [34] W. Arfaoui, X. Federspiel, P. Mora, F. Monsieur, F. Cacho, D. Roy, and A. Bravaix, "Energy-driven hot-carrier model in advanced nodes," in *Proc. IEEE Int. Rel. Phys. Symp.*, Jun. 2014, pp. XT.12.1–XT.12.5, doi: [10.1109/IRPS.2014.6861189](https://doi.org/10.1109/IRPS.2014.6861189).
- [35] W. Y. Choi, "Comparative study of tunneling field-effect transistors and metal-oxide-semiconductor field-effect transistors," *Jpn. J. Appl. Phys.*, vol. 49, no. 4S, Apr. 2010, Art. no. 04DJ12, doi: [10.1143/JJAP.49.04DJ12](https://doi.org/10.1143/JJAP.49.04DJ12).

- [36] S. K. Lai, "Floating gate memories: Moore's law continues," in *Proc. IEEE VLSI-TSA Int. Symp. VLSI Technol. (VLSI-TSA-Tech.)*, Apr. 2005, pp. 74–77, doi: [10.1109/VLSI-TSA-Tech.2005.1497087](https://doi.org/10.1109/VLSI-TSA-Tech.2005.1497087).
- [37] R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, "Introduction to flash memory," *Proc. IEEE*, vol. 91, no. 4, pp. 489–502, Apr. 2003, doi: [10.1109/JPROC.2003.811702](https://doi.org/10.1109/JPROC.2003.811702).
- [38] D. James, "Nano-scale flash in the mid-decade," in *Proc. IEEE/SEMI Adv. Semiconductor Manuf. Conf. (ASMC)*, Jun. 2007, pp. 371–376, doi: [10.1109/ASMC.2007.375066](https://doi.org/10.1109/ASMC.2007.375066).



field-effect transistors (TFET), hardware-based neuromorphic-computing, and nanoscale novel devices.

JAE SEUNG WOO (Graduate Student Member, IEEE) received the B.S. and M.S. degrees from the Department of Electronic Engineering, Sogang University, Seoul, South Korea, in 2020 and 2022, respectively. He is currently pursuing the Ph.D. degree with the Department of Electrical and Computer Engineering, Seoul National University (SNU), Seoul. He is also with the Inter-University Semiconductor Research Center (ISRC), SNU.

His current research interests include tunneling



tunneling field-effect transistors (TFET), nanoscale novel devices, and brain-inspired neuromorphic synaptic devices.

JANG WOO LEE (Member, IEEE) received the B.S. and Ph.D. degrees from the Department of Electronic Engineering, Sogang University, Seoul, South Korea, in 2014 and 2021, respectively. In 2021, he was a Postdoctoral Researcher with the Department of Electronic Engineering, Sogang University. Since 2022, he has been working as a Postdoctoral Researcher with the Department of Electrical Engineering, Seoul National University, Seoul. His current research interests include



tunneling field-effect transistors (TFET), nanoscale novel devices, and brain-inspired computing devices.

WOO YOUNG CHOI (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees from the School of Electrical Engineering, Seoul National University, Seoul, South Korea, in 2000, 2002, and 2006, respectively. From 2006 to 2008, he was a Postdoctoral Researcher with the Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA, USA. From 2008 to 2022, he was a Professor at the Department of Electronic Engineering, Sogang University, Seoul. Since 2022, he has been a Faculty Member with the Seoul National University, where he is currently an Associate Professor with the Department of Electrical and Computer Engineering.

He has authored or coauthored more than 300 papers in international journals and conference proceedings. He holds more than 55 Korean/U.S. patents. His current research interests include fabrication, modeling, characterization, and measurement of CMOS logic/analog devices, emerging devices, memory devices, and brain-inspired computing devices.

...