CPU: Cross-Rack-Aware Pipelining Update for Erasure-Coded Storage | IEEE Journals & Magazine | IEEE Xplore