

# A Low-Voltage Low-Loss Active Reflected Wave Canceller for a Medium-Voltage SiC Motor Drive Based on a Generalized Multilevel Inverter Topology

Yu Zhang<sup>1b</sup>, *Member, IEEE*, Hui Li<sup>1b</sup>, *Fellow, IEEE*, Zhehui Guo<sup>1b</sup>, *Student Member, IEEE*,  
and Fang Z. Peng<sup>1b</sup>, *Fellow, IEEE*

**Abstract**—Multilevel topologies with SiC devices for medium-voltage (MV) motor drive have advantages to reduce the harmonics and device voltage stress and increase efficiency. However, with the application of SiC devices, the reflected wave phenomenon still happens in multilevel motor drives due to its high  $dv/dt$ , resulting in overvoltage at motor terminals. This article proposed a T-type circuit-based active reflected wave canceller (ARWC) to suppress the overvoltage of an M-level motor drive with a reduced voltage rating of  $V_{dc}/(M - 1)$ . A coupled inductor is applied to isolate the ARWC output and the main inverter. In addition, the coupled inductor is designed with a small resistor to allow low current flow into ARWC. The proposed ARWC configuration can be applied for general multilevel topologies. A three-level ANPC converter with a 3.3-kV SiC device is built in the laboratory. A 1.2-kV SiC module is applied in the proposed ARWC. The experimental results at 1.6-kV  $V_{dc}$  and 16-A (rms) load current with and without proposed ARWC are provided and compared to verify the validity of the proposed method.

**Index Terms**—Motor drives, multilevel system, reflection, silicon carbide.

## I. INTRODUCTION

TWO-LEVEL (2-L) voltage-source inverter (VSI) and several multilevel VSI topologies are popular for industrial motor drive applications [1]. For example, 2-L VSI, three-level neutral point clamped (3-L NPC) converter, five-level active neutral point clamped (5-L ANPC), and cascaded H-bridge (CHB) converter have been employed in commercial products [2], [3]. On the other hand, SiC MOSFETs have lower switching loss and higher temperature operation compared to the Si-counterparts; therefore, when they are applied to motor drive, the motor drive will gain benefits in weight, volume, lifetime, and cost associated with loss. However, the fast switching speed of SiC devices will aggravate the reflected wave phenomenon, which results in overvoltage at

motor terminals. It is reported in [4] that the overvoltage ratio at the motor terminal is increased from 20% to 100% when the PWM voltage rise time is decreased from 200 to 25 ns with a 20-ft cable length. This surge voltage has been recognized as the main source of premature winding insulation failures in drive systems [5].

Several papers have presented solutions to address the  $dv/dt$  issues of 2-L SiC motor drives [4]–[8]. In [4], a passive  $dv/dt$  filter is developed for a 75-kW high-frequency (40-kHz switching frequency) SiC motor drive. The  $dv/dt$  filter consisting of R-L-C networks can reduce  $dv/dt$  from 8 to 1 V/ns. The measured damping resistor loss is around 600 W with an optimized design. Velandar *et al.* [6] proposed another passive  $dv/dt$  filter. By using the stray inductance between the power device and the converter output, only a small R-C network on a standard low-cost printed circuit board is required for the  $dv/dt$  filter. The  $dv/dt$  can be reduced from 23 to 7.5 V/ns with the designed filter. The calculated resistor power loss of the proposed filter for a 100-kW converter with a 5-kHz switching frequency is less than 200 W. Compared to active methods, the passive  $dv/dt$  filter is usually bulky and lossy.

To reduce the filter size and power loss, the cancellation concept is applied with active devices [7], [8]. Sangcheol and Kwanghee [7] utilized T-type topology in 2-L motor drive applications to generate two-step voltage waveforms. The reflected voltage of the first step can be canceled by one of the second steps. The size of the total system can be reduced because there are no passive components for this method. The load current, however, will flow through T-branch switches; the increased loss and cost are, therefore, not small for higher power applications. In addition, this T-type topology can only achieve the cancellation effect for 2-L motor drives; a 3-L motor drive will require a 5-L topology to achieve reflective wave cancellation.

Zhang *et al.* [8] provide a low-loss low-cost method to achieve the cancellation effect. This method adopts an external clamping circuit to generate a nanosecond voltage pulse to break the rising/falling edge into two steps for reflected voltage cancellation. Compared to the method of [7], the external clamping circuit can be implemented with low-current-rating devices since the load current does not flow through it.

Manuscript received 26 June 2021; revised 10 September 2021; accepted 19 October 2021. Date of publication 9 November 2021; date of current version 6 December 2022. This work was supported by the U.S. Office of Naval Research under Contract N00014-16-1-2956. Recommended for publication by Associate Editor Josep Pou. (*Corresponding author: Hui Li.*)

The authors are with the Center for Advanced Power Systems, Florida State University, Tallahassee, FL 32310 USA (e-mail: yz16@my.fsu.edu; hli@caps.fsu.edu; zgao3@fsu.edu; peng@caps.fsu.edu).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JESTPE.2021.3126814>.

Digital Object Identifier 10.1109/JESTPE.2021.3126814






Fig. 2. Key waveforms of the proposed ARWC for multilevel motor drive: (a) schematics of ARWC with multilevel motor drive, (b) voltage waveforms of ARWC for 3-L motor drive, and (c) voltage waveforms of ARWC for 5-L motor drive.

ARWC operates in the freewheeling mode. Therefore, the rising/falling edge is broken into two steps that have a dwell time ( $t_D$ ) between these two steps. Similarly, each voltage level of the 5-L inverter output voltage can be split into two steps. Therefore, the reflected voltage at the motor terminal of the first step can be canceled by one of the second steps with accurately controlling  $t_D$ .

For an  $M$ -level motor drive, each step voltage is  $(V_{dc})/(M-1)$ ; therefore, the magnitude of  $v_{ARWC}$  should be  $(V_{dc})/(2(M-1))$ , which should be  $(V_{dc}/4)$  for a 3-L motor drive and  $(V_{dc}/8)$  for a 5-L motor drive. Therefore, the proposed ARWC can be developed with low-voltage-rating devices. In addition, the proposed ARWC can be designed with small-current-rating devices. Because the ARWC operates in the freewheeling mode most of the time, a small resistor  $R_A$  is designed to reduce the ARWC current.

It is important to note that the proposed ARWC device numbers will not increase with the number of levels. The proposed ARWC, which has four active devices for each phase, can be applied not only for 3-L but also for  $M$ -level inverters.

### III. OPERATION MODE ANALYSIS

Fig. 3 shows the proposed ARWC for a 3-L ANPC motor drive where  $T_1$ – $T_4$  are operated at the fundamental frequency and  $T_5$ – $T_6$  are switching at high frequency, which is suitable




Fig. 3. Proposed ARWC for a 3-L ANPC motor drive (one phase).




Fig. 4. Key waveforms and operation mode illustration during rising edge and falling edge of  $v_{inv}$ .

to be implemented with hybrid “Si IGBT + SiC MOSFETs” for MV applications. The operation modes of the proposed ARWC and design principle are presented in this section for this 3-L ANPC motor drive.

Considering the similar operation principle of ARWC for each phase, the analysis of ARWC is illustrated in one phase. Fig. 4 shows key waveforms and operation modes during the rising edge/falling edge of  $v_{inv}$  where Modes (a)–(c) are for  $v_{inv}$  rising edge and Modes (c)–(e) are for  $v_{inv}$  falling edge, respectively. The commutation of Modes (a)–(c) is presented in Fig. 5. Each operation mode is described as follows.

*Mode (a) [t<sub>0</sub> – t<sub>2</sub>]*: Both ARWC and motor drive are operated in freewheeling mode. During [t<sub>0</sub>, t<sub>1</sub>],  $T_5$  is off,  $T_6$  is on, and  $T_{A2}$  &  $T_{A3}$  are on. During [t<sub>1</sub>, t<sub>2</sub>],  $T_6$  turns off at t<sub>1</sub>, and  $i_{Load}$  flows through the body diode of  $T_6$ . The corresponding equivalent circuit is shown in Fig. 6(a) and follows:

$$\begin{cases} L_A \frac{di_A}{dt} - M \frac{di_{Load}}{dt} + R_A i_A = 0 \\ -M \frac{di_A}{dt} + (L_A + L_{Load}) \frac{di_{Load}}{dt} + R_{Load} i_{Load} = 0 \end{cases} \quad (1)$$

where  $R_A$  represents the total resistance in the ARWC circuit loop,  $M$  is the mutual inductance of the coupled inductor, and  $L_A$  is the inductance of the coupled inductor. In *Mode (a)*,  $i_{Load}$




Fig. 5. Operation modes' commutation to achieve reflective wave cancellation at the rising edge of  $v_{inv}$  for 3-L ANPC motor drive.




Fig. 6. Equivalent circuit for different operation modes: (a) equivalent circuit for *Mode (a)*, (b) equivalent circuit for *Mode (b)*, and (c) equivalent circuit for *Mode (c)*.

can be approximately treated as dc value, and  $i_A$  is, thereby, derived as follows:

$$i_A(t) \approx I_A(t_0) e^{-\frac{R_A}{L_A} t}. \quad (2)$$

The magnitude of  $i_A$  will decrease slowly, and the decreasing slope depends on  $R_A$  and  $L_A$ .

*Mode (b) [t<sub>2</sub>-t<sub>5</sub>]*: Neither ARWC nor motor drive is operated in freewheeling mode. At  $t_2$ ,  $T_5$  turns on; thereby, the rising edge of  $v_{inv}$  appears. The ARWC needs to generate a negative voltage pulse. Therefore,  $T_{A3}$  is turned off at  $t_2$ .  $T_{A1}$  is turned on from  $[t_3, t_4]$  to allow  $i_A$  to flow through it. In *Mode (b)*,  $v_{ARWC}$  is determined by the capacitor voltage  $V_{C1}$ , which is  $(1/4)V_{dc}$ . The equivalent circuit is shown in Fig. 6(b) and follows:

$$\begin{cases} L_A \frac{di_A}{dt} - M \frac{di_{Load}}{dt} + R_A i_A = -\frac{1}{4} V_{dc} \\ -M \frac{di_A}{dt} + (L_A + L_{Load}) \frac{di_{Load}}{dt} + R_{Load} i_{Load} = \frac{1}{2} V_{dc}. \end{cases} \quad (3)$$

Therefore,  $i_A$  of *Mode (b)* can be derived in (4)

$$i_A(t) \approx -\frac{1}{4} \frac{V_{dc}}{L_A} (t - t_2) + I_A(t_2). \quad (4)$$

It should be noted that  $i_{Load}$  and  $i_A$  change instantaneously at  $t_2$  because the cable needs a charging current, which can be calculated as  $(1/4)(V_{dc}/Z_0)$ , where  $Z_0$  is the cable characteristic impedance.

*Mode (c) [t<sub>5</sub>, t<sub>6</sub>]*: Only ARWC is operated in freewheeling mode.  $T_{A3}$  turns on at  $t_5$ , ARWC is in freewheeling mode, and the voltage across the coupled inductor is close to zero. The equivalent circuit is shown in Fig. 6(c) and follows:

$$\begin{cases} L_A \frac{di_A}{dt} - M \frac{di_{Load}}{dt} + R_A i_A = 0 \\ -M \frac{di_A}{dt} + (L_A + L_{Load}) \frac{di_{Load}}{dt} + R_{Load} i_{Load} = \frac{1}{2} V_{dc}. \end{cases} \quad (5)$$

$i_A$  of *Mode (c)* can be derived in (6), where  $\tau_A = (L_A/R_A)$  and  $\tau_{Load} = (L_{Load}/R_{Load})$ . From the equation, it can be found




Fig. 7. Operation modes commutation to achieve reflective wave cancellation at the falling edge of  $v_{inv}$  for 3-L ANPC motor drive.

that, although the ARWC is in the freewheeling mode,  $i_{Load}$  will be coupled to the ARWC. When  $R_{Load}$  is small,  $i_A$  will be large, which is a worst case for ARWC loss. In this case,  $i_A$  can be derived from (5) by letting  $R_{Load} \approx 0$  as follows:

$$i_A(t) \approx \left\{ I_A(t_5) - \frac{\tau_A}{\tau_A - \tau_{Load}} \left[ I_{Load}(t_5) - \frac{V_{dc}}{2R_{Load}} \right] \right\} \times e^{-\frac{t}{\tau_A}} + \frac{\tau_A}{\tau_A - \tau_{Load}} \left[ I_{Load}(t_5) - \frac{V_{dc}}{2R_{Load}} \right] e^{-\frac{t}{\tau_{Load}}} \quad (6)$$

$$i_A(t) \approx I_F + [I_A(t_5) - I_F] e^{-\frac{t}{\tau_A}} \quad (7)$$

where

$$I_F = \frac{V_{dc}}{2R_A} \frac{L_A}{L_{Load}}.$$

It is important to mention that the commutation analysis of Fig. 5 is based on the assumption that  $i_A$  does not decrease to zero in *Mode* (a). Then, the pulsewidth of  $v_{ARWC}$  from  $t_2$ – $t_5$  should equal  $t_D$  (as shown in Fig. 2) to achieve the cancellation effect. It is possible that, at the end of *Mode* (a),  $i_A$  decreases to zero, and then, commutation of  $[t_2, t_3]$  will not happen. In this situation, the pulsewidth of  $v_{ARWC}$  appearing from  $t_3$ – $t_5$  should be equal to  $t_D$ .

The commutation stages for the falling edge of  $v_{inv}$  are similar to those of rising edge, which are presented in Fig. 7

*Mode* (c)  $[t_6, t_7]$ :  $T_{A2}$  turns off at  $t_6$ ,  $i_A$  flows through the body diode of  $T_{A2}$ , and ARWC is still in freewheeling.  $v_{ARWC}$  is the voltage drop of the resistance in the loop, which is close to zero.  $i_A$  follows (6).

*Mode* (d)  $[t_7, t_8]$ :  $T_5$  turns off, and  $T_{A4}$  turns on. When  $T_5$  turns off,  $i_{Load}$  goes through the body diode of  $T_6$ , and the falling edge of  $v_{inv}$  appears. The ARWC needs to generate the positive voltage pulse.  $T_{A4}$  turns on, and  $v_{ARWC}$  equals the capacitor voltage  $V_{C2}$

$$\begin{cases} L_A \frac{di_A}{dt} - M \frac{di_{Load}}{dt} + R_A i_A = \frac{1}{4} V_{dc} \\ -M \frac{di_A}{dt} + (L_A + L_{Load}) \frac{di_{Load}}{dt} + R_{Load} i_{Load} = 0. \end{cases} \quad (8)$$

Therefore,

$$i_A(t) \approx \frac{1}{4} \frac{V_{dc}}{L_A} (t - t_7) + I_A(t_7). \quad (9)$$

It should be noted that, in this falling case, only in *Mode* (d), the ARWC generates pulse voltage. Therefore, the voltage pulse  $v_{ARWC}$  from  $t_7$ – $t_8$  should equal  $t_D$  to achieve the cancellation effect. *Mode* (d) is similar to *Mode* (b).

*Mode* (e)  $[t_8$ – $t_{11}]$ : Both ARWC and motor drive are operated in the freewheeling mode. During  $[t_8, t_9]$ ,  $T_{A4}$  turns off.  $i_A$  flows through the body diode of  $T_{A2}$ , and ARWC is in freewheeling. During  $[t_9, t_{10}]$ ,  $T_6$  turns on.  $i_{Load}$  goes through  $T_6$  rather than the body diode. During  $[t_{10}, t_{11}]$ ,  $T_{A2}$  turns on.  $i_A$  goes through  $T_{A2}$  rather than the body diode.

The commutation stages of Figs. 5 and 7 are derived based on Fig. 4, where  $i_{Load}$  is positive. If  $i_{Load}$  becomes negative, the rising/falling edge will switch their commutation stages. For example, the rising edge will appear at  $t_1$  when  $i_{Load}$  is negative. Therefore,  $T_{A3}$  of ARWC should also turn off at  $t_1$ .




Fig. 8. Simulation results of an MMC-based motor drive with the proposed ARWC.

For falling edge, which will appear at  $t_9$ , if  $i_{Load}$  becomes negative, then  $T_{A4}$  should also turn on at the same time. The gate signals of ARWC are generated based on the  $i_{Load}$  direction. The control signals of ARWC for five-level ANPC are similar to that of three-level ANPC where the voltage pulse generated by the ARWC should always be synchronized with the rising/falling edge of ANPC. The experimental verification of ARWC on a 3-L ANPC is demonstrated in Section IV.

The proposed ARWC can also be applied to MMC-based motor drives. Recently, SiC-based MMC motor drive has been reported in [13]. The MMC inverter has smaller voltage steps than the 2-L inverter; however, the voltage's rising/falling edge of each voltage step is still high due to the fast SiC switching speed. Therefore, the reflected voltage happens in each rising/falling edge. The operation modes and control of ARWC for MMC-based motor drive are similar to that of the 3-L ANPC motor drive where the ARWC breaks each rising/falling edge into two steps to achieve the cancellation effect. The simulation verification of the MMC-based motor drive with the proposed ARWC is shown in Fig. 8 where MMC consists of four submodules in each upper arm and lower arm to generate 5-L voltage waveforms. Each submodule contains a half-bridge switching at 10 kHz. The dc voltage is 2 kV, the cable length is 100 ft, and the output voltage frequency is 400 Hz. The load terminal voltage increases to 3 kV due to the reflected voltage. The load voltage can achieve a 40% reduction with the proposed ARWC, which is reduced from 3 (150%) to 2.2 kV (110%).

#### IV. EXPERIMENTAL VERIFICATIONS

A single-phase 3-L ANPC inverter is developed in the laboratory to verify the proposed ARWC since the operation principle of ARWC is the same for each phase. The key parameters of the test setup with 3-L ANPC inverter, ac load, and ARWC are listed in Table I. The dc input voltage is 1600 V, and the load current is 16 A (rms).  $T_1$ – $T_4$  are 3.3-kV SiC devices, GR40MT33N, from GeneSiC, and  $T_5$ – $T_6$  is a 3.3-kV SiC module developed by GE Aviation. A 1.2-mH inductor is served as the load, in which the impedance at the high-frequency range is much larger than the cable characteristic impedance, enabling a full reflected wave phenomenon at the

Parameters	Specs
$V_{dc}$	1600 V
$i_{Load}$	16 A (RMS)
$T_1$ – $T_6$	3.3 kV SiC MOSFET
$f_0$	400 Hz
$f_{SW}$	10 kHz
$L_{Load}$	1.2 mH
$l_{cable}$	100 ft
$t_t$	150 ns
$L_A$	15 $\mu$ H
$R_A$	1 $\Omega$
$T_{A1}$ – $T_{A4}$	1200 V SiC T-type module
$f_{SW\_ARWC}$	10.4 kHz
$C_1/C_2$	2.2 $\mu$ F Film capacitor






Fig. 9. Flowchart of  $R_A$  and  $L_A$  designs.

load terminal. In order to evaluate the worst loss case of ARWC, only inductive load is adopted in the experiment. The cable length is 100 ft, which requires 150-ns transmission time for the voltage traveling from the inverter side to the load terminal.  $T_{A1}$ – $T_{A4}$  in ARWC are implemented using a 1200-V SiC T-type module from Wolfspeed. The characteristics of this T-type module and detailed gate driver design can refer to [14]. Since the commutation of  $T_1$ – $T_4$  also generates a rising/falling edge, resulting in a reflected wave phenomenon, the ARWC needs to generate voltage pulse during the commutation of  $T_1$ – $T_4$  as well. Therefore, the switching frequency of  $T_{A1}$ – $T_{A4}$  is 10.4 kHz in this experiment.




$R_A$  and  $L_A$  are designed based on  $i_A$ . The analysis of Section III has illustrated that  $i_{load}$  will be coupled to  $i_A$  and  $R_A$  is, therefore, inserted in the ARWC circuit loop to help reduce  $i_A$  in the freewheeling mode. In addition,  $i_A$  also relates to  $L_A$ .  $R_A$  and  $L_A$  should be, therefore, designed together to achieve a low peak value of  $i_A$ .


 Fig. 10. Waveforms of  $i_A$  with different  $R_A$ 's and  $L_A$ 's.

 Fig. 11. Peak value of  $i_A$  with different  $R_A$ 's and  $L_A$ 's.

The flowchart to design  $R_A$  and  $L_A$  is presented in Fig. 9. With initial  $R_A$  and  $L_A$ ,  $i_A$  can be derived based on (2), (4), (6), and (9). Since  $i_A$  does not decrease to zero at each switching cycle, the peak value of  $i_A$  should be derived in a fundamental period. A peak value can be obtained for the selected  $R_A$  and  $L_A$  design. As an example, Fig. 10 presents  $i_A$  waveforms with two different design cases of  $R_A$  and  $L_A$ . When  $R_A = 0.2 \Omega$  and  $L_A = 10 \mu\text{H}$ , the peak value of  $i_A$  is 42 A. When  $R_A = 1 \Omega$  and  $L_A = 12 \mu\text{H}$ , the peak value of  $i_A$  is 17 A. By sweeping  $R_A$  and  $L_A$ , the peak value of  $i_A$  can be derived for different  $R_A$ 's and  $L_A$ 's, as shown in Fig. 11. A larger  $R_A$  can help reduce  $i_A$  during the freewheeling mode. For example, when  $R_A = 1 \Omega$  and  $L_A = 20 \mu\text{H}$ , the peak value of  $i_A$  is 20 A, while the peak value of  $i_A$  is only 7 A when  $R_A = 10 \Omega$  and  $L_A = 20 \mu\text{H}$ .

However, larger  $R_A$  also leads to a high voltage drop across the resistor ( $\Delta V_{RA}$ ), resulting in a lower  $v_{ARWC}$  than the designed value. For example, if  $R_A = 10 \Omega$  and  $i_A = 10 \text{ A}$ , the voltage drop across  $R_A$  is 100 V, which will reduce  $v_{ARWC}$  to 300 V. This will cause the voltage level of the first step not to match that of the second step, degrading the cancellation performance, as shown in Fig. 12. The blue curve shows the ideal waveforms, while the red curve represents the waveforms considering  $\Delta V_{RA}$ . Due to the reflected wave phenomenon,  $\Delta V_{RA}$  will be doubled at the load terminal, causing overvoltage. Therefore,  $\Delta V_{RA}$ , which should be as small as possible, is another consideration for  $R_A$  and  $L_A$  designs. In this experiment,  $\Delta V_{RA}$  is designed to be smaller than  $5\% \times (1/4)V_{dc}$ , which is 20 V.

After comparing different  $R_A$  and  $L_A$  cases,  $L_A$  is, finally, selected as  $15 \mu\text{H}$ , and  $R_A$  is  $1 \Omega$  since this combination can achieve a small peak current and low  $\Delta V_{RA}$  that are 17 A


 Fig. 12. Effect of the voltage drop across  $R_A$ .

 Fig. 13. Waveform of  $i_A$  with designed  $R_A$  and  $L_A$ .

 Fig. 14. Designed  $L_A$  and its flux density: (a) photograph of designed  $L_A$  and (b) flux density of  $L_A$ .

and 17 V, respectively. With the designed  $L_A$  and  $R_A$ , the waveform of  $i_A$  is derived in Fig. 13.

$L_A$  is designed based on  $B_{\max}$ , which should be less than the saturation flux density  $B_{\text{sat}}$  of the core material and the following:

$$B_{\max} = \frac{L \cdot I_{\text{peak}}}{N \cdot A_e} < B_{\text{sat}}. \quad (10)$$

The magnetic flux in  $L_A$  is induced by the sum of  $i_{\text{Load}}$  and  $i_A$ . Since  $i_A$  is small,  $i_{\text{Load}}$  has the main effect on the magnetic flux. The photograph of the designed  $L_A$  is presented in Fig. 14(a). The flux density is calculated based on  $i_{\text{Load}}$  and  $i_A$ , as shown in Fig. 14(b). It should be noted that, for the coupled inductor, the winding size of the inverter side is 10 AWG since it will carry  $i_{\text{Load}}$ , which is 16 A (rms) in this experiment. The winding size of the ARWC side is 18 AWG since the current is only 2.7 A (rms).




Fig. 15. Hardware prototype of 3-L ANPC with proposed ARWC: (a) photograph of SiC devices and (b) experiment testbed.

The core loss is calculated with the improved Generalized Steinmetz Equation (iGSE) based on  $i_{Load}$  and  $i_A$  as follows [15]:

$$P_{core} = k_i (\Delta B)^{\beta-\alpha} \left| \frac{dB}{dt} \right|^{\alpha} \quad (11)$$

where  $\alpha$  and  $\beta$  are the Steinmetz equation parameters.  $\alpha$  is 1.38,  $\beta$  is 2.22, and  $k_i$  is 0.0103 for the core used in this design. Using open-source code for calculating the iGSE, provided in [16], the core loss is calculated as 2.04 W.

When ARWC generates voltage pulses, such as in Modes (b) and (d),  $i_A$  will charge/discharge  $C_1$  and  $C_2$ . This voltage ripple will also result in degraded cancellation, which is similar to the effect of  $\Delta V_{RA}$ . Therefore,  $C_1$  and  $C_2$  are also designed to achieve a low voltage ripple, which is smaller than 5% of  $(1/4)V_{dc}$

$$\Delta v = \frac{1}{C} \sum_{n=1}^{n=\frac{1}{2}fs/f_0} \int_{(n-1)T_s}^{nT_s} i_A(t) dt < 5\% \times \frac{1}{4} V_{dc}. \quad (12)$$

Based on (12),  $C_1$  and  $C_2$  are selected as 2.2  $\mu$ F. It should be noted that the voltages of  $C_1$  and  $C_2$  are naturally balanced since the rising edge and the falling edge in a fundamental period are symmetrical.

Fig. 15 presents the photograph of the hardware prototype built in the laboratory to verify the proposed ARWC. Fig. 15(a) shows the SiC devices used in the 3-L ANPC and the proposed




Fig. 16. Experimental results: (a) waveforms without ARWC and (b) waveforms with ARWC.

ARWC. The experimental testbed is presented in Fig. 15(b). The single-phase experiment results with and without the designed ARWC are presented in Fig. 16. Fig. 16(a) shows the ANPC output voltage ( $v_{inv}$ ), load voltage ( $v_{Load}$ ), and load current ( $i_{Load}$ ) without ARWC. Each rising edge and falling edge of  $v_{inv}$  is half of  $V_{dc}$  which is 800 V. Due to the reflected wave phenomenon, the magnitude of  $v_{Load}$  at the rising edge is 1625 V, which has 103% overvoltage compared to the voltage level of each rising edge and falling edge. The magnitude of  $v_{Load}$  at falling edge is 1655 V, which has 107% overvoltage. This overvoltage will increase the risk of winding insulation issues.

The experiment results with ARWC are presented in Fig. 16(b), which is able to achieve a 77% reduction, suppressing the magnitude of  $v_{Load}$  at the rising edge from 1625 (103% overvoltage) to 1010 V (26% overvoltage) and suppressing the magnitude of  $v_{Load}$  at the falling edge from 1655 (103% overvoltage) to 1040 V (30% overvoltage).

The power loss of ARWC is 18 W at 8.7-kVA operation for a single phase and 54 W for three phases. The power loss breakdown is analyzed by calculating the switching loss (7.8 W), conduction loss (0.38 W), inductor loss (2.6 W), and resistor loss (7.2 W) based on the experimental waveforms. It should be noted that the switches of the ARWC in the experiment utilize 87-A current rating devices, which is much larger than the designed value. The conduction loss will

increase when smaller current rating devices adopt. The total power loss is still an order of magnitude smaller than that of a passive filter. The power loss here is the worst case for pure inductive load, and the power loss of ARWC for R-L load will be smaller.

## V. CONCLUSION

This article has presented a low-voltage low-loss ARWC for MV SiC motor drive with a generalized multilevel inverter topology. With the coupled inductor, the output voltage of ARWC is isolated to the motor drive, which allows that the ARWC can be applied to a generalized multilevel inverter, regardless of the level numbers. In addition, no extra dc power supply is needed for the ARWC.

The operation principle of ARWC has been analyzed on a SiC 3-L ANPC single-phase inverter. A method for the parameters design to achieve a low current rating and good cancellation performance has also been proposed. The experimental results have been provided to demonstrate the validation of the proposed method. The proposed ARWC can achieve a 77% reduction in the 3-L ANPC application under 1600-V dc voltage, 100-ft cable length condition. The power loss is calculated as 18 W based on the experimental waveforms at 8.7 kVA with an inductive load for a single phase.

## REFERENCES

- [1] A. Marzoughi, R. Burgos, and D. Boroyevich, "Investigating impact of emerging medium-voltage SiC MOSFETs on medium-voltage high-power industrial motor drives," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 2, pp. 1371–1387, Jun. 2019.
- [2] W. Lockley and R. Paes. (Mar. 2016). *What's New in Medium Voltage Drives*. [Online]. Available: [https://site.ieee.org/sas-pesias/files/2016/03/Whats-New-with-Medium-Voltage-Drives\\_Slides.pdf](https://site.ieee.org/sas-pesias/files/2016/03/Whats-New-with-Medium-Voltage-Drives_Slides.pdf)
- [3] *ABB Medium Voltage Drives Product Overview*. Accessed: Jun. 26, 2021. [Online]. Available: <https://library.e.abb.com/public/4e960207fbc5045885257b63006788c9/MVD-PHPF01U-EN-REVE.pdf>
- [4] J. He *et al.*, "Multi-domain design optimization of  $dv/dt$  filter for SiC-based three-phase inverters in high-frequency motor-drive applications," *IEEE Trans. Ind. Appl.*, vol. 55, no. 5, pp. 5214–5222, Sep. 2019.
- [5] Z. Liu and G. L. Skibinski, "Method to reduce overvoltage on AC motor insulation from inverters with ultra-long cable," in *Proc. IEEE Int. Electric Mach. Drives Conf. (IEMDC)*, May 2017, pp. 1–8.
- [6] E. Velandar *et al.*, "An ultralow loss inductorless  $dv/dt$  filter concept for medium-power voltage source motor drive converters with SiC devices," *IEEE Trans. Power Electron.*, vol. 33, no. 7, pp. 6072–6081, Aug. 2018.
- [7] S. Lee and K. Nam, "An overvoltage suppression scheme for AC motor drives using a half DC-link voltage level at each PWM transition," *IEEE Trans. Ind. Electron.*, vol. 49, no. 3, pp. 549–557, Jun. 2002.
- [8] Y. Zhang, H. Li, and F. Z. Peng, "A low-loss compact reflected wave canceller for SiC motor drives," *IEEE Trans. Power Electron.*, vol. 36, no. 3, pp. 2461–2465, Mar. 2021.
- [9] D. Zhang, J. He, and D. Pan, "A megawatt-scale medium-voltage high-efficiency high power density 'SiC+ Si' hybrid three-level ANPC inverter for aircraft hybrid-electric propulsion systems," *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 5971–5980, Aug. 2019.
- [10] M. T. Fard, A. Livingood, J. He, and B. Mirafzal, "Hybrid five-level active neutral point clamped inverter for electric aircraft propulsion drives," in *Proc. 46th Annu. Conf. Ind. Electron. Soc.*, Oct. 2020, pp. 3727–3732.
- [11] F. Bertoldi, M. Pathmanathan, and R. S. Kanchan, "Quasi-two-level converter operation strategy for overvoltage mitigation in long cable applications," in *Proc. IEEE Int. Electr. Mach. Drives Conf. (IEMDC)*, May 2019, pp. 1621–1627.
- [12] F. Z. Peng, "A generalized multilevel inverter topology with self-voltage balancing," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 611–618, Mar. 2001.
- [13] J. Pan *et al.*, "7-kV 1-MVA SiC-based modular multilevel converter prototype for medium-voltage electric machine drives," *IEEE Trans. Power Electron.*, vol. 35, no. 10, pp. 10137–10149, Oct. 2020.
- [14] Y. Shi, R. Xie, L. Wang, Y. Shi, and H. Li, "Switching characterization and short-circuit protection of 1200 V SiC MOSFET T-type module in PV inverter application," *IEEE Trans. Ind. Electron.*, vol. 64, no. 11, pp. 9135–9143, Nov. 2017.
- [15] K. Venkatachalam, C. R. Sullivan, T. Abdallah, and H. Tacca, "Accurate prediction of ferrite core loss with nonsinusoidal waveforms using only Steinmetz parameters," in *Proc. IEEE Workshop Comput. Power Electron.*, Dec. 2002, pp. 36–41.
- [16] *Core Loss Calculator*. [Online]. Available: <https://engineering.dartmouth.edu/inductor/coreloss/>



**Yu Zhang** (Member, IEEE) received the B.S. and M.S. degrees from Xidian University, Xi'an, China, in 2012 and 2015, respectively, and the Ph.D. degree from Florida State University, Tallahassee, FL, USA in 2021, all in electrical engineering.


His main research interests include reflected wave phenomenon, filter design, and electromagnetic compatibility, especially for WBG converters.



**Hui Li** (Fellow, IEEE) received the B.S. and M.S. degrees from Huazhong University of Science and Technology, Wuhan, China, in 1992 and 1995, respectively, and the Ph.D. degree from the University of Tennessee, Knoxville, TN, USA, in 2000, all in electrical engineering.

She is currently a Professor with the Department of Electrical and Computer Engineering, College of Engineering, Florida State University, Tallahassee, FL, USA. Her research interests include medium-voltage power converters applying a wide bandgap

device, converter modeling and control, and EMI mitigation of high-frequency converters.



**Zhehui Guo** (Student Member, IEEE) received the B.S. and M.S. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 2015 and 2018, respectively. He is currently pursuing the Ph.D. degree in electrical engineering with the Center for Advanced Power Systems (CAPS), Department of Electrical and Computer Engineering, College of Engineering, Florida State University, Tallahassee, FL, USA.

His research interests include wide bandgap device applications and high-power SiC converters.



**Fang Z. Peng** (Fellow, IEEE) received the B.S. degree in electrical engineering from Wuhan University, Wuhan, China, in 1983, and the M.S. and Ph.D. degrees in electrical engineering from Nagaoka University of Technology, Nagaoka, Japan, in 1987 and 1990, respectively.

From 1990 to 1992, he was a Research Scientist with Toyo Electric Manufacturing Company Ltd., Toyo, Japan, where he was engaged in the research, development, and commercialization of active power filters, flexible ac transmission system (FACTS)

applications, and motor drives. From 1992 to 1994, he was with Tokyo Institute of Technology, Tokyo, Japan, as a Research Assistant Professor, where he initiated a multilevel inverter program for FACTS applications and speed-sensorless vector control of motors. From 1994 to 2000, he was the Oak Ridge National Laboratory, where he became the Lead (Principal) Scientist for the Power Electronics and Electric Machinery Research Center from 1997 to 2000. From 2000 to 2018, he was with Michigan State University, where he was promoted to a Full Professor in 2006 and designated as a University Distinguished Professor in 2012. Since 2018, he has been with the Center for Advanced Power Systems, Florida State University, as the Inaugural Distinguished Professor of Engineering. His multilevel inverter research and development have benefited the power industry and promoted grid-scale applications around the world.