TCAD Investigation of Differently Doped DLC Passivation for Large-Area High-Power Diodes

Susanna Regg[i](https://orcid.org/0000-0002-9616-8558)ani[®], *Member, IEEE*, Luigi Balestra, Antonio Gnudi[®], *Member, IEEE*, Elena Gnan[i](https://orcid.org/0000-0001-7365-5495)[®], *Senior Member, IEEE*, Giorgio Baccarani[®], *Fellow, IEEE*, Jagoda Dobrzynska, Jan Vobeck[ý](https://orcid.org/0000-0002-2078-2244) , *Senior Member, IEEE*, and Carlo Tosi

*Abstract***— An electroactive passivation for high-voltage diodes with bevel termination has been investigated based on diamondlike carbon (DLC) films. Variations of the DLC properties, i.e., conductivity and geometry, have been investigated by experiments and numerical simulations to the purpose of gaining an insight on their influence on the diode leakage current and breakdown voltage. The role played by the DLC/Si interface has been investigated by characterizing metal–DLC–Si devices. Both boron and nitrogen doping have been investigated, and a TCAD setup has been provided accounting for the main transport features of the DLC material with different doping configurations. A significant polarization effect has been observed in the DLC material, which improves the DLC performance as a passivation material. High-voltage diodes have been characterized and simulated with different DLC layers on top of the bevel termination in order to identify the role played by conductivity and polarization on the blocking state. The correlation of leakage current and voltage breakdown with the DLC doping and thickness is provided and explained by the TCAD simulation results.**

*Index Terms***— Bevel termination, diamond-like carbon (DLC) simulation, large-area diode, TCAD modeling.**

I. INTRODUCTION

IN THE field of power devices with the highest current
handling capability, large-area silicon diodes and thyris-N THE field of power devices with the highest current tors with very low leakage current and high blocking voltage have been recently proposed as key elements for the ultrahigh-power applications [1], [2]. The required breakdown voltage is typically between 3 and 10 kV. The maximal rating

Manuscript received December 27, 2018; revised March 21, 2019 and May 17, 2019; accepted June 1, 2019. Date of publication August 15, 2019; date of current version April 1, 2021. This work was supported by ABB Switzerland Ltd., Semiconductors, Lenzburg, Switzerland. Recommended for publication by Associate Editor Shu Yang. *(Corresponding author: Susanna Reggiani.)*

S. Reggiani, L. Balestra, A. Gnudi, E. Gnani, and G. Baccarani are with the ARCES Research Center, University of Bologna, IT-40136 Bologna, Italy, and also with the DEI Department, University of Bologna, IT-40136 Bologna, Italy (e-mail: susanna.reggiani@unibo.it).

J. Dobrzynska is with ABB Switzerland Ltd., Semiconductors, CH-5600 Lenzburg, Switzerland.

J. Vobecký is with ABB Switzerland Ltd., Semiconductors, CH-5600 Lenzburg, Switzerland, and also with the Microelectronics Department, Faculty of Electrical Engineering, Czech Technical University in Prague, 166 36 Prague, Czech Republic.

C. Tosi was with ABB Switzerland Ltd., Semiconductors, CH-5600 Lenzburg, Switzerland. He is now with Evatec AG, CH-9477 Trübbach, Switzerland.

Color versions of one or more of the figures in this article are available online at https://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JESTPE.2019.2921871

currents range from 0.5 to 6.25 kA, and surge currents as high as 100 kA are reached depending on the pulse length. In order to reach such current levels, diodes use a full wafer with a diameter ranging from 40 to 150 mm. The wafers are treated to reduce defects while well-optimized junction-termination techniques are used to reach a stable blocking with minimal consumption of wafer periphery area at the same time. Usually, the state-of-the-art beveling of the wafer periphery is applied to control the curvature of the junction at the surface and consequently reduce the local electric field [3], [4].

In order to preserve the ideal termination effect and provide a stable breakdown capability, high-quality surface passivation is needed to control or compensate the charging effects at the silicon interface. Both insulating and semi-insulating materials have been used in the past as passivation layers, e.g., polyimide and polycrystalline silicon [5], [6]. More recently, amorphous carbon (a-C:H), also called diamond-like carbon (DLC), has been used as a robust surface passivation material [7], [8], [22]. This material is very attractive as it shows outstanding mechanical, chemical, thermal, and optical properties [9]. From an electric point of view, it comes out from the mixture of diamond and graphite bonds, leading to very interesting features as, e.g., a significant polarization effect which was recently characterized and simulated in a commercial TCAD framework as a corresponding dielectric loss via the Debye equation [10].

The attractiveness of the DLC compared to other known passivation processes is given by the fact that the whole passivation layer can be processed by the plasma-enhanced chemical vapor deposition (PECVD) sequence under the same vacuum including the doping and masking. Moreover, the process allows one to adjust the composition of the DLC layer in a sufficiently wide processing window giving the breakdown voltage close to the theoretical limit with a high reproducibility. Also, the mechanical strength and a good adhesion of the diamond-based layer are important for a high production yield of the discrete devices with diameters up to 150 mm. Last but not least, in the long-term electrical stability, the DLC layer easily outperforms the other available passivation concepts. All these benefits can be achieved provided that the doping profiles, bevel geometry, as well as the whole process of mechanical grinding and subsequent surface treatment are optimized. In this article, the best design to the knowledge of authors has been used for experimental demonstration.

2168-6777 © 2019 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Fig. 1. Schematic of the cross section of the investigated large-area diode with cylindrical symmetry. Top and bottom radii are reported. The termination region is realized with a bevel passivated by a DLC layer. An additional encapsulation is assumed on the diode periphery to set required creepage distance between anode and cathode (not drawn). The structure is not in scale.

The conductivity of the DLC layer can be efficiently controlled using boron or nitrogen doping. Experimental results clearly showed that doping is substitutional but strongly compensated and accompanied by an increased defect density in the bandgap [11]–[13]. Recently, the TCAD modeling of the charge transport in doped DLC materials was addressed to investigate their application as an electroactive passivation for bevel terminations [14]. Charge transport in nitrogen-doped DLC layers was simulated by assuming the presence of doping shallow states as well as bandgap traps, polarization effects were fit against *C*–*V* curves, and TCAD predictions of the breakdown voltage were compared with experiments for diodes with differently N-doped DLC passivation in order to validate the simulation approach. As the TCAD setup accounts for the 3-D structure of the diodes along with the correct model of the Si/DLC heterostructure, it can be used to further study and compare the effects of the DLC conductivity on the diode leakage current as well.

Starting from [14], the modeling approach has been extended to boron-doped DLC layers in this article and the important issue of correlating the leakage current and blocking voltage of the diode with the doping and thickness of the DLC passivation layers is addressed for the first time. Both experiments and numerical simulations have been carried out allowing a detailed understanding of the device operation including charge transport through the passivation layer up to avalanche conditions. This knowledge is important for further reduction of silicon area consumed by the junction termination in future devices.

II. TEST STRUCTURES AND CHARACTERIZATION

Our reference device is a circular diode as schematically represented in Fig. 1. The diode is processed using classical implantation and drive-in techniques at a silicon wafer. Afterward, it is cut-out to the final diameter and the negative bevel is mechanically grinded to provide the required blocking voltage. The bevel is then chemically treated to minimize the surface roughness and provide a clean surface for the subsequent passivation process. The DLC is used as passivation layer directly in contact with the silicon bevel edge. The same device geometry was used with different DLC depositions

Fig. 2. Leakage current of the diodes versus doping atomic percentage of the DLC passivation for three different DLC thicknesses. Nitrogen doping (top). Boron doping (bottom). Black dot: diodes without DLC passivation.

for investigating the performance of the DLC materials under real application conditions. Both undoped and doped DLC films were grown with the same process steps apart from adding the doping species, and n-type and p-type doped DLCs were prepared by introducing nitrogen and boron, respectively. Different atomic concentrations have been used to study the role of doping on the DLC conductivity. As the DLC thickness is a key design parameter along with the doping for a resistive termination, three different deposition times have been used to grow thicknesses equal to *t*DLC, 2*t*DLC, 3*t*DLC, with *t*DLC the reference thickness of the layer, ranging from about 190 to 300 nm. The latter values depend on the doping concentration as different chemical reactions are activated by the flow of dopants during the deposition leading to a lower growth rate for doped DLCs.

The performance of the diodes with different passivation layers has been measured by collecting the leakage current (I_{OFF}) at a reverse bias of 4000 V and the breakdown voltage (V_{BD}) at a fixed current of 15 mA. The measurements were carried out at room temperature in order to limit the current flowing in the bulk silicon to its minimum, leading to a leakage current mostly flowing at the surface along the termination region. Experiments carried out on diodes without the DLC passivation are reported for comparison, showing significantly high leakage current and the lowest breakdown voltage: the presence of mobile charges close to the semiconductor surface can be the main cause for such a compromised performance.

The measured I_{OFF} is reported in Fig. 2 as a function of different atomic concentrations of nitrogen and boron for the three different DLC thicknesses. In the case of nitrogen doping, the increase of I_{OFF} with increasing passivation conductivity is observed only for the thicker layers. Differently, the increase of I_{OFF} in the case of boron doping is observed also for the thinner layer. A possible explanation of the latter feature could be the presence of an interface layer close to silicon with transport properties different from the

Fig. 3. Breakdown voltage of the diodes versus doping atomic percentage of the DLC passivation for three different DLC thicknesses. Nitrogen doping (top). Boron doping (bottom). Diode nominal rating is 4.5 kV. Black dot: diodes without DLC passivation.

DLC film on top. This was experimentally confirmed by the conductivity measurements carried out on lateral and vertical metal–DLC–Si test structures: a difference of about a factor 100 was found between the conductivity extracted from *J*–*V* measurements on the vertical stack and on a lateral structure with both contacts on top of the grown DLC. In addition to this, variations of the DLC properties of the interface layer are expected on the bevel structure due to the surface roughness [15] and to the effect of the angle in the reaction chamber [16].

Thus, in order to consistently model it, an interface film of DLC has been realized in the TCAD structure assuming a limited conductivity independent of the doping [14]. A similar model was proposed in [17] for the interpretation of the optical properties of boron-doped DLCs, which led to the extraction of different interlayer and doped DLC thicknesses. The interface layer thickness should thus be assumed depend on different doping types and concentrations due to the effect of the chemical reactions taking place in the deposition process. To this purpose, the interlayer thickness in the TCAD setup was fixed by directly comparing the simulation results with experiments on the diode: a thickness of about 130 nm was used for the undoped interlayer in the nitrogen case compared to about 70 nm for the boron one, which nicely explain why a limited doping dependence is observed in the N-DLC with respect to the B-DLC.

The measured *V*_{BD} is reported in Fig. 3 as a function of different atomic concentrations of nitrogen and boron for the three different DLC thicknesses. A significant increase of the blocking voltage is found for both doping types when thicker layers and larger doping doses are used. It confirms the expected role played by the conductivity of the passivation layer in releasing the surface electric field: as in this kind of diodes the onset of avalanche in silicon takes place below the surface along the bevel, the DLC provides an effect similar to the SIPOS field-plate structures [5], [18], [19]. A saturation

Fig. 4. Current density characteristics of the metal–DLC–Si test structures with an n-type silicon substrate and N-DLC with different doping concentrations. Symbols: TCAD results. Lines: experiments.

effect in the V_{BD} is found for layer conductivities larger than those which give the optimum surface-field release. Differences between nitrogen and boron cases also arise from the role of different types of free charges moving in the passivation layer, as explained with TCAD results in Sections III and IV.

III. TCAD MODELING OF DLC PASSIVATION LAYERS

Following [10] and [14], a simulation setup for the reference diode has been prepared in the framework of the commercial TCAD tool by Synopsys [20]. As shown in Fig. 1, the structure of the reference diode is cylindrical; thus, a 2-D radial description of the device has been used and transport equations are solved under cylindrical coordinates to obtain full 3-D results. Special care has been devoted to the definition of the doping profiles received from the spreading resistance profiling. The Shockley–Read–Hall model for the thermal generation–recombination has been used with a high carrier lifetime fit against the reverse leakage current curves at different temperatures. The fabricated diodes did not experience the usual shaping of the lifetime through irradiation, which would require electrothermal simulations to calibrate the deep defect levels introduced by this process [21]. The Van Overstraeten model for the impact-ionization generation has been used with default parameters.

The DLC layer is simulated as a two-layer system. A first interface layer of DLC close to the silicon substrate has been realized in the TCAD structure assuming conductivity and distribution of midgap traps different with respect to the second layer on top [22]. The first film has been modeled with a thickness of about 130 nm for N-DLC and 70 nm for B-DLC as explained in Section II. The DLC layer has been modeled using the TCAD setup adopted for the MIS structures in [14] for the undoped and N-doped DLC. More specifically, the drift-diffusion (DD) transport model has been used with suitable physical parameters [23]. A hopping mobility has been used as *J*–*V* measurements on the vertical metal–DLC–Si devices clearly show a Poole– Frenkel-like behavior independently of the adopted doping type and concentrations [12], [24], [25] (Figs. 4 and 5).

Fig. 5. Current density characteristics of the metal–DLC–Si test structures with an n-type silicon substrate and B-DLC with different DLC thicknesses. Symbols: TCAD results. Lines: experiments.

Fig. 6. Simulated *C–V* curves of the metal–DLC–Si test structures compared with experiments at 10 kHz. The TCAD data well reproduce the experimental data by introducing the polarization effect through the Debye model. N-DLC (top). B-DLC (bottom).

By studying the current–voltage characteristics with N and B-DLC, an n-type behavior was observed for the N-DLC case while no clear evidence of a p-type behavior is observed in the B-DLC curves. In agreement with [12], no threshold-voltage shift is experimentally observed in the current characteristics (Figs. 4 and 5), even if a significant increase of conductivity is found. As far as the doping concentration is concerned, the boron doping is more active than the nitrogen one, as a very large conductivity is obtained with lower at%.

In order to correctly model the doping effects, a first set of characterizations were carried out. All DLC layers showed a

Fig. 7. Normalized polarization values used in the TCAD simulations of the metal–DLC–Si devices reported in Figs. 4 and 5. Triangles: N-DLC. Squares: B-DLC.

Fig. 8. Simulated leakage currents (top) and breakdown voltages (bottom) compared with experiments for different DLC passivation thicknesses and doping configurations.

quite constant optical bandgap of about 1 eV, independent of the doping. The optical answer in DLC is dependent on the presence of sp² bonds (graphite-like carbon) with π orbitals in the bandgap of the diamond-like structure given by $sp³$ molecules with σ orbitals [26]. The constant optical bandgap indicates that the $sp²$ bands are formed with similar features in all the DLC layers.

The effect of nitrogen doping is modeled in the TCAD by assuming a donor doping concentration, which corresponds to the usual effect of shallow traps close to the conduction band, and an additional Gaussian distribution of partially occupied deep level defects in the midgap as explained by theoretical studies [6], [27]. The detailed description of the adopted parameters is reported in [14], where TCAD data are validated against *J*–*V* experiments of MIS devices for different *N* concentrations. Here, the current density characteristics are reported for completeness showing also the reverse bias regime

Fig. 9. Simulated current densities along the bevel in silicon, DLC1, and DLC2. The DLC is B-doped with a thickness of t_{DLC} (top) and $3t_{\text{DLC}}$ (bottom). Dashed lines: positions of the p+/p− and p−/n− junctions along the bevel. Central dot-dashed line: position where the silicon surface current density significantly changes at the anode region.

(Fig. 4). The main role played by the bandgap traps is that of introducing trapped charges at the Si/DLC interface along the diode termination, which eventually improves the breakdown voltage as shown in Section IV.

For the boron-doped case, the same bandgap of about 1 eV has been adopted, but no shallow or Gaussian traps should be included in the material setup as no evidence of their electrostatic effect is visible in the *J–V* curves, i.e., no threshold-voltage shift is observed in Fig. 5 with respect to Fig. 4. In agreement with the theoretical explanations in [6], [12], and [27], the acceptor level lies within the occupied π shoulder forming the valence band edge and gives rise to defects at the conduction band edge, increasing dramatically the density of states (DOS) leading to a modification of the band itself. Differently from the electrostatic effect of localized defects, the increased DOS leads to an increase of free charges without pinning the Fermi level. In order to correctly model boron doping, the Gaussian DOS (G-DOS) model for disordered organic semiconductors available in the TCAD tool has been adopted [20]. The DOS peaks have been calibrated by fitting the *J*–*V* curves reported in Fig. 5. As with nitrogen, the high increase of current in forward regime is ascribed to the Poole–Frenkel-like hopping model which has been tuned as discussed in [10]. The standard deviation of the G-DOS has been kept at the default value as no correlated effect is observed in the reference experiments.

Fig. 10. Simulated current densities along the bevel in silicon, DLC1, and DLC2. The DLC is N-doped with a thickness of t_{DLC} (top) and $3t_{\text{DLC}}$ (bottom). Dashed lines: positions of the p+/p− and p−/n− junctions along the bevel. Left-side dot-dashed line: position where the silicon surface current density significantly changes at the anode region.

Fig. 11. Simulated electric field along the bevel versus distance from anode edge. TCAD cutlines within silicon on diodes with ideal $SiO₂$ oxide, N-DLC, and B-DLC. Two different thicknesses are reported. Solid lines: *t*_{DLC}. Dashed lines: $3t_{\text{DLC}}$.

The dielectric polarization P induced by the DLC disorder has been accounted for in the TCAD setup by the solution of the first-order Debye equation in the ferroelectric model [20]. A similar disorder has been measured in DLC layers with different doping types from the visible Raman spectra. Thus, a congruent increase of P is expected for B and N. The polarization vector has been calibrated against *C*–*V* experiments following the approach reported in [10]. To this purpose, data at relatively low frequency (10 kHz) have been used to determine P, which gives the capacitance peak at the threshold

Fig. 12. 2-D potential contour plots of the diode termination region for different cases reported in Fig. 11.

voltage. In Fig. 6, the model previously calibrated on N-DLC devices in [14] is compared with new data on B-DLC for two different DLC thicknesses. The increase in the fit P is reported as a function of doping in Fig. 7 for both B and N cases: the curves show similar increasing rate in agreement with the expected similar DLC disorder.

IV. SIMULATION RESULTS OF I_{OFF} and V_{BD}

TCAD simulations of the diode structure have been carried out by using the simulation setup reported in Section III. The DLC interlayer (DLC1) and the top side passivation (DLC2) have been realized along the bevel region. The DLC1 thickness is fixed to 130 nm for N-DLC and 70 nm for B-DLC, while the DLC2 thickness is changed in order to emulate different deposition times. The transport and polarization models for the nitrogen and boron cases calibrated for the vertical metal– DLC–Si devices are applied to the DLC on the diode in order to emulate different doping configurations by keeping the same parameters values. In this way, the effect of the DLC/silicon heterostructure is correctly accounted for.

Fig. 8 shows the simulation results, showing I_{OFF} at 4 kV and V_{BD} at 15 mA as functions of the DLC thickness for different doping configurations. The predicted *I*_{OFF} overestimates the measured current with almost the same factor for any configuration. This might be ascribed to a lack in the modeling of the silicon interface related to the bevel structure, such as mobility degradation due to nonuniformities (surface roughness). The *V*_{BD} results are in good quantitative agreement with experiments. The main difference has been observed for the undoped case. In this specific case, we compared the DLC results with numerical simulations using an ideal insulator (OXIDE): in both cases, no significant increase of V_{BD} with *t*DLC was found, leading to the conclusion that an increase of conductivity is experienced by the DLC material when longer deposition times are used, maybe due to some kind of annealing effect.

The trends ascribed to the transport effects of the DLCs are nicely reproduced by the TCAD results, allowing for a detailed understanding of the charge transport through the passivation layer up to avalanche conditions. The main conclusions reached by this analysis are that, at high voltage, the reverse current flowing into the passivation layer increases with increasing conductivity of the DLC2 region. The N-DLC results are more effectively influenced by the thickness of the passivation in accordance with the thicker interlayer region with limited conductivity. At larger thicknesses, the B-DLC case shows a lower I_{OFF} and a larger V_{BD} compared to the N-DLC ones. In order to gain an insight on the latter feature, the current densities and electric fields at the diode surface have been analyzed. In Figs. 9 and 10, the total current densities along the bevel are reported at three cutlines in silicon, DLC1 and DLC2, respectively. Both boron and nitrogen cases are reported for the thicknesses t_{DLC} and $3t_{\text{DLC}}$, respectively. A limited current density is experienced in the silicon at the quasi-neutral region on the anode side, which corresponds to a significant current drop in the DLC1 and DLC2 regions, while large current densities are shown along the depleted region by all layers. Due to the effect of the positive charge in the B-doped DLC, a smaller extension of the depleted region is experienced at the anode side, leading to a lower leakage flux in the inner area of the diode [Fig. 9 (top)]. At larger thicknesses, the current density in the B-DLC is larger than at the surface silicon and spread on an extended region of the bevel [Fig. 9 (bottom)]: in this case, a linearization of the potential is expected, due to the large conductivity of the passivation, while a relatively limited *I*_{OFF} is spread on the periphery of the diode.

Vice versa, an opposite effect is shown by the N-DLC case, where the depleted region is shifted toward the center of the diode [Fig. 10 (top)]. When a thicker layer is used, a further shift of the depleted region is observed, and an increase of the I_{OFF} is experienced, mostly given by a vertical current path localized in the central part of the bevel [Fig. 10 (bottom)]. As the current density in the doped DLC2 is high and spread on the bevel, a reduction of the peak electric field is anyway expected.

As far as the V_{BD} is concerned, the larger V_{BD} of the B-DLC cases can be again ascribed to the role of the positive free charge in the DLC2 and to the consequent shift of the depletion region toward the periphery of the diode. In Fig. 11, the electric field profile within silicon along the bevel is reported at the fixed bias of 4000 V, showing the role of the DLC transport properties on the critical surface electric field. The effect of the free charges flowing on top of the depleted region is significant in changing the shape and peak of the electric field: similar surface electric field distributions are observed for the thinner DLC layers with respect to the case with an insulator (OXIDE), while quite spread fields are visible when thick DLC layers are adopted. The potential contours in the device radial cross section of the bevel region are reported in Fig. 12, showing the significantly reduced surface field experienced by the thicker DLC layers.

Finally, the effect of polarization on the electrostatics of the diode was checked by simulations: the presence of P in the DLC layers induces an increase of the breakdown voltage ranging from 180 to 250 V in the analyzed cases (not shown), which is in agreement with the significant reduction of the peak electric field shown in [14].

V. CONCLUSION

To our knowledge, this is the first model implemented in commercial semiconductor simulators for the DLC material, calibrated and verified against a wide set of experiments. To understand the electrical behavior of DLC layers, the microscopic nature of this material has been accounted for, by defining the bandgap, the DOS, traps, and defects

consistently with theoretical studies. As the DLC is a disordered material, the capacitance curves have been used to model the polarization effects, and the dependence on doping configuration was extracted for the experimental results. The model was finally demonstrated to nicely reproduce the performance of large-area diodes including the passivation layer. An increase of breakdown voltage and leakage current with increasing doping and thickness of the DLC layer observed experimentally hereby received a theoretical support. Our implementation can be a useful starting point for designing high-voltage devices with terminations in which DLC can play even more relevant role in the improvement of ratings than up to this time.

REFERENCES

- [1] J. Vobecký, R. Siegrist, M. Arnold, and K. Tugan, "Large area fast recovery diode with very high SOA capability for IGCT applications," in *Proc. PCIM*, Nuremberg, Germany, 2011, pp. 1–7.
- [2] J. Vobecký *et al.*, "Silicon thyristors for ultrahigh power (GW) applications," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 760–768, Mar. 2017.
- [3] X. B. Chen, J. K. O. Sin, M. Zhang, and B. Wang, "An analytical model for electric field distribution of positively beveled abrupt PN junctions," *IEEE Trans. Electron Devices*, vol. 44, no. 5, pp. 869–873, May 1997.
- [4] C.-Y. Wu, Y. Wang, and C.-C. Zhu, "Effect of equivalent surface charge density on electrical field of positively beveled p-n junction," *J. Shanghai Univ.*, vol. 12, pp. 43–46, Feb. 2008.
- [5] T. Stockmeier and K. Lilja, "SIPOS-passivation for high voltage power devices with planar junction termination," in *Proc. 3rd ISPSD*, Apr. 1991, pp. 145–148.
- [6] Y. Wang, C. Zhu, C. Wu, and J. Liu, "Improving reliability of beveled power semiconductor devices passivated by SIPOS," *Microelectron. Rel.*, vol. 45, pp. 535–539, Mar./Apr. 2005.
- [7] M. Frischholz, T. Mandel, R. Helbig, G. Schmidt, and A. Hammerschmidt, "OBIC measurements on planar high-voltage p+-n junctions with diamond-like carbon films as passivation layer," *Appl. Surf. Sci.*, vols. 65–66, pp. 784–788, Mar. 1993.
- [8] N. Basman, N. Aslan, O. Uzun, G. Cankaya, and U. Kolemen, "Electrical characterization of metal/diamond-like carbon/inorganic semiconductor MIS Schottky barrier diodes," *Microelectron. Eng.*, vol. 140, pp. 18–22, Jun. 2015.
- [9] J. Robertson, "Diamond-like amorphous carbon," *Mater. Sci. Eng., R, Rep.*, vol. 37, pp. 129-281, May 2002.
- [10] S. Reggiani et al., "TCAD-based investigation on transport properties of Diamond-like carbon coatings for HV-ICs," in *IEDM Tech. Dig.*, Dec. 2016, pp. 36.7.1–36.7.4.
- [11] J. Robertson and E. P. O'Reilly, "Electronic and atomic structure of amorphous carbon," *Phys. Rev. B, Condens. Matter*, vol. 35, p. 2946, Feb. 1987.
- [12] C. Ronning, U. Griesmeier, M. Gross, H. C. Hofsägss, R. G. Downing, and G. P. Lamaze, "Conduction processes in boron-and nitrogen-doped diamond-like carbon films prepared by mass-separated ion beam deposition," *Diamond Rel. Mater.*, vol. 4, pp. 666–672, May 1995.
- [13] O. Amir and R. Kalish, "Properties of nitrogen-doped amorphous hydrogenated carbon films," *J. Appl. Phys.*, vol. 70, no. 9, p. 4958, 1991.
- [14] S. Reggiani et al., "TCAD study of DLC coatings for large-area high-power diodes," *Microelectron. Rel.*, vols. 88–90, pp. 1094–1097, Sep. 2018.
- [15] M. C. Salvadori, D. R. Martins, and M. Cattani, "DLC coating roughness as a function of film thickness," *Surf. Coat. Technol.*, vol. 200, pp. 5119–5122, Apr. 2006.
- [16] N. Nelson, R. T. Rakowski, J. Franks, P. Woolliams, P. Weaver, and B. J. Jones, "The effect of substrate geometry and surface orientation on the film structure of DLC deposited using PECVD," *Surf. Coat. Technol.*, vol. 254, pp. 73–78, Sep. 2014.
- [17] A. A. Ahmad, "Optical and electrical properties of synthesized reactive RF sputter deposited boron-rich and boron-doped diamond-like carbon thin films," *J. Mater. Sci., Mater. Electron.*, vol. 28, pp. 1695–1705, Jan. 2017.
- [18] Q. Song, X. Tang, H. Yuan, C. Han, Y. Zhang, and Y. Zhang, "Design, simulation, and fabrication of 4H-SiC power SBDs with SIPOS FP structure," *IEEE Trans. Device Mater. Rel.*, vol. 15, no. 4, pp. 543–551, Dec. 2015.
- [19] W. Sung, B. J. Baliga, and A. Q. Huang, "Area-efficient bevel-edge termination techniques for SiC high-voltage devices," *IEEE Trans. Electron Devices*, vol. 63, no. 4, pp. 1630–1636, Apr. 2016.
- [20] *Sentaurus Device User Guide M-2016.12*, Synopsys, Mountain View, CA, USA, 2016.
- [21] M. Bellini and J. Vobecký, "TCAD simulations of irradiated power diodes over a wide temperature range," in *Proc. SISPAD*, Sep. 2011, pp. 183–186.
- [22] G. Schmidt, " Semiconductor component having a pn junction and a passivation layer applied on a surface," U.S. Patent 7 187 058 B2, Mar. 6, 2007.
- [23] A. Di Carlo and F. Santoni, "Charge transport modelling in organic semiconductors: From diodes to transistors, memories and energy harvesters," in *IEDM Tech. Dig.*, Dec. 2015, pp. 12.6.1–12.6.4.
- [24] Y. N. Gartstein and E. M. Conwell, "High-field hopping mobility in molecular systems with spatially correlated energetic disorder," *Chem. Phys. Lett.*, vol. 245, pp. 351–358, Nov. 1995.
- [25] C. Godet, "Hopping model for charge transport in amorphous carbon," *Philos. Mag. B*, vol. 81, no. 2, pp. 205–222, 2001.
- [26] D. Franta, D. Nečas, L. Zajčková, and V. Buršíková, "Limitations and possible improvements of DLC dielectric response model based on parameterization of density of states," *Diamond Relat. Mater.*, vol. 18, pp. 413–418, Feb./Mar. 2009.
- [27] P. K. Sitch, T. Köhler, G. Jungnickel, D. Porezag, and T. Frauenheim, "A theoretical study of boron and nitrogen doping in tetrahedral amorphous carbon," *Solid State Commun.*, vol. 100, pp. 549–553, Nov. 1996.

Susanna Reggiani (M'07) received the M.S. and Ph.D. degrees in electrical engineering from the University of Bologna, Bologna, Italy, in 1997 and 2001, respectively.

She has been with the Department of Electronics (DEI), University of Bologna, where she became an Associate Professor in 2011 and has been the Director of the Advanced Research Center for Electronic Systems (ARCES) since 2018. Her current research interests include the physics, modeling, and characterization of electron devices.

Luigi Balestra received the M.S. degree in electrical engineering from the University of Bologna, Bologna, Italy, in 2018, where he is currently pursuing the Ph.D. degree in electronics, telecommunications, and information technologies with the Department of Electronics (DEI).

He is currently with the Advanced Research Center for Electronic Systems, University of Bologna.

Antonio Gnudi (M'98) received the M.S. degree in electrical engineering and the Ph.D. degree in electrical engineering and computer science from the University of Bologna, Bologna, Italy, in 1983 and 1989, respectively.

From 1989 to 1990, he has been a Visiting Scientist with the IBM T. J. Watson Research Center, Yorktown Heights, NY, USA. He became an Associate Professor of electronics with the University of Bologna in 1998.

Elena Gnani (M'98–SM'17) received the M.S. and Ph.D. degrees in electrical engineering from the University of Bologna, Bologna, Italy, in 1999 and 2003, respectively.

Since 1999, she has been with the Department of Electronics (DEI), University of Bologna. She is currently with the Advanced Research Center for Electronic Systems (ARCES), University of Bologna. She is also an Associate Professor with the University of Bologna.

Giorgio Baccarani (S'68–M'80–SM'92–F'00) received the M.S. degree in electrical engineering and the degree in physics from the University of Bologna, Bologna, Italy, in 1967 and 1969, respectively.

He is currently an Alma Mater Professor with the University of Bologna. He is one of the initial proposers of the Advanced Research Center for Electronic Systems, founded in 2001 at the University of Bologna.

Prof. Baccarani received the IEEE "Cledo Brunetti" Award in 2013.

Jagoda Dobrzynska received the M.Sc.Eng. degree in automation and robotics from the Warsaw University of Technology, Warsaw, Poland, in 2006, and the Ph.D. degree in microsystems and microelectronics from the École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, in 2013.

She has been with ABB Semiconductors, Lenzburg, Switzerland, where she is currently the Senior Research and Development Engineer of process integration. Her current research

interests include backend technologies and fabrication processes for bipolar semiconductor power devices.

Jan Vobecký (M'92–SM'01) received the M.S. degree, the Ph.D. degree in microelectronics, and the Dr.Sc. degree from Czech Technical University, Prague, Czech Republic, in 1981, 1988, and 1999, respectively.

He was an Associate Professor in 1992 and a Full Professor in electronics in 2000 with Czech Technical University. Since 2007 and since 2018, he has been, respectively, the Principal Engineer and the Senior Principal Engineer with ABB Switzerland Ltd., Semiconductors, Lenzburg, Switzerland.

Dr. Vobecký was the President from 2002 to 2003 and the Vice President from 2004 to 2006 of the Region 8 CS Section IEEE. He was the SRC Vice Chair of the IEEE EDS from 2006 to 2010. He has been the IEEE EDS Newsletter editor since 2016. He has been with the Power Devices and ICs Technical Committee of the IEEE EDS since 2015.

Carlo Tosi received the M.S. degree in physics from the University of Trento, Trento, Italy, and the Ph.D. degree in material science and engineering from the University of Florence, Florence, Italy.

He has worked for more than 20 years in almost any positions of the new product development value chain, both in academy and industry. He has held several technical and management roles with the University of Trento; the University of Florence; the Italian National Institute of Nuclear Physics, Rome, Italy; Oerlikon Group, Sankt Gallen, Switzerland;

Tokyo Electron, Trübbach, Switzerland; Alstom, Birr, Switzerland; and General Electric, Birr. His main field of competence is the management of technology and NPD, especially when it comes to the integration of thin-film technologies into semiconductor applications. He was a Technology Manager of bipolar products with the Development Department, ABB Semiconductor, Lenzburg, Switzerland. He is currently a Product Marketing Manager with Evatec Ltd., Trübbach.