# Modeling of Switching Power Losses in Cascaded H-Bridges With Unipolar PWM

Sobhan Mohamadian<sup>®</sup>[,](https://orcid.org/0000-0003-4008-6534) *Member, IEEE*, Mohammad Modarres, Francesco S[i](https://orcid.org/0000-0002-1135-052X)monetti<sup>®</sup>, *Student Member, IEEE*, and Carlo Cecat[i](https://orcid.org/0000-0001-9228-7886)<sup>®</sup>, *Fellow, IEEE* 

*Abstract*— This article studies the extraction of an equivalent resistance for calculation of the switching power losses in cascaded H-bridge (CHB) multilevel inverters with unipolar pulsewidth modulation. The concept of local and global root mean square (rms) currents and switching power losses is introduced in each H-bridge (HB) considering different frequencies of the inverter output and the switching network, i.e., transistor and diode. Energy conservation law has been used to show that the equivalent averaged local and global resistances for switching power losses are functions of load power factor angle, load rms current, and modulation index. This dependency is then reduced to only load rms current when the equivalent resistances are transformed to the inverter output branch based on the reflection rule. Consequently, a resistive model of switching power losses of the inverter is deduced, which depends neither on the knowledge of the physics of the switch nor on complicated nonlinear equations of the semiconductor devices and loop inductances. Double-pulse tests (DPTs) are conducted to acquire reliable data on the switching characteristics of the devices for different operating points.

*Index Terms*— Energy efficiency, insulated-gate bipolar transistor (IGBT), inverters, metal-oxide-semiconductor field-effect transistor (MOSFET), pulsewidth modulation, switching loss.

#### I. INTRODUCTION

S WITCHING and conduction losses of semiconductor<br>devices account for a significant amount of losses in<br>manus electronics acquired to Paced on the convention tendence devices account for a significant amount of losses in power electronics converters. Based on the converter topology, e.g., in voltage-source inverters (VSIs), dead-time voltage drop adds to the above-mentioned losses. The conduction voltage drop of each semiconductor device arises from its ON-state resistance and threshold voltage. On the other hand, switching

Manuscript received 4 November 2022; revised 10 February 2023; accepted 27 March 2023. Date of publication 5 April 2023; date of current version 13 June 2023. This work was supported in part by the Fondo Sociale Europeo—REACT EU—Programma Operativo Nazionale Ricerca e Innovazione 2014–2020 through Ministry of University and Research, in part by the MUR-PRIN 2017 Project under Grant 2017MS9F49, and in part by DigiPower srl, L'Aquila, Italy. Recommended for publication by Associate Editor S. Ali Khajehoddin. *(Corresponding author: Sobhan Mohamadian.)*

Sobhan Mohamadian and Francesco Simonetti are with the Department of Information Engineering, Computer Science and Mathematics, University of L'Aquila, 67100 L'Aquila, Italy (e-mail: sobhan.mohamadian@univaq.it; francesco.simonetti1@graduate.univaq.it).

Mohammad Modarres is with the Istituto Nazionale di Ricerca Metrologica, 10135 Turin, Italy (e-mail: m.modarres@inrim.com).

Carlo Cecati is with the Department of Information Engineering, Computer Science and Mathematics, University of L'Aquila, 67100 L'Aquila, Italy, and also with DigiPower srl, 67100 L'Aquila, Italy (e-mail: carlo.cecati@ univaq.it).

Color versions of one or more figures in this article are available at https://doi.org/10.1109/JESTPE.2023.3264547.

Digital Object Identifier 10.1109/JESTPE.2023.3264547

<span id="page-0-0"></span>and dead-time voltage drops are due to the devices' turnon and turn-off delay times. These losses form a significant portion of the converter nonlinear effects, specifically at low voltages and, if not properly compensated, may deteriorate the converter performance  $[1]$ ,  $[2]$ ,  $[3]$ . In many applications, the inverter voltage drops are modeled as an equivalent resistance, and the difference between the real output voltage and the reference waveform is compensated by adding a relevant value to the reference in phase with the output current  $[1]$ ,  $[2]$ ,  $[4]$ . Furthermore, this equivalent resistance can be included in the averaged small-signal model of the converter for a more accurate understanding of the converter dynamics [\[5\].](#page-9-4)

<span id="page-0-3"></span><span id="page-0-2"></span><span id="page-0-1"></span>Thus, modeling of these losses is necessary for the purpose of optimum operation and control, thermal management, and efficiency estimation of converters. So far, various approaches were presented in the literature for the sake of estimation and compensation of semiconductor losses in power electronics converters, for example,  $[4]$ ,  $[6]$ ,  $[7]$ ,  $[8]$ ,  $[9]$ ,  $[10]$  to name a few. In some of these references, the integrated effect of conduction, switching, and dead time is estimated in the form of converter (mostly inverters) nonlinear characteristics through different tests such as the dc current test  $[1]$ ,  $[2]$ ,  $[4]$ ,  $[6]$ , [\[7\]. In](#page-9-6) other publications, for instance in [\[9\], \[](#page-9-8)[10\], a](#page-9-9)nd [\[11\],](#page-9-10) the individual effect of dead time, parasitic capacitances, and conduction losses is estimated, respectively. The abovementioned losses are functions of the modulation and switching scheme [\[11\], \[](#page-9-10)[12\], \[](#page-9-11)[13\].](#page-9-12)

<span id="page-0-9"></span><span id="page-0-8"></span><span id="page-0-7"></span><span id="page-0-6"></span><span id="page-0-5"></span><span id="page-0-4"></span>In  $[14]$ ,  $[15]$ ,  $[16]$ , and  $[17]$ , theoretical approaches were presented for the estimation of the switching power losses in conventional two-level inverters. In [\[18\], n](#page-9-17)umerous measurements were carried out to find the effective parameters in the switching loss model of two-level inverters and, then, the mathematical model of switching losses was extracted via curve-fitting. In multilevel converters, the individual model of each device of a neutral point clamped (NPC) multilevel inverter was obtained according to its datasheet [\[19\],](#page-9-18) and then, the analysis of switching losses was performed based on the extracted model and extensive simulations under various modulation indices and power factor angles. However, the switching characteristics of the device from its datasheet are for specific working points and it cannot be applied "as is" to various permutations of contributing factors. A similar procedure was followed in [\[13\], w](#page-9-12)here massive calculations were conducted to compute the switching losses in an NPC multilevel inverter under different working conditions.

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

<span id="page-1-5"></span>In [\[20\], c](#page-9-19)onduction and switching losses of series- or parallelconnected H-bridges (HBs) were compared for the purpose of selecting appropriate multilevel cascaded HB (CHB) configuration. These losses were estimated under the condition of constant load voltage and varying current. However, the measurement or calculation procedure for losses was not addressed explicitly.

In this article, the equivalent resistance for switching losses of a generic multilevel CHB inverter is estimated, when a phase-shifted unipolar pulsewidth modulation (PS-UPWM) is used. According to the above explanations, in addition to the switching characteristics such as switching delay times, the switching losses of each individual device in inverters depend on the instantaneous current to be commutated, and hence, modulation algorithm, load power factor angle, and modulation index are the contributing factors to the switching losses of the power.

In this regard, in Section [II,](#page-1-0) the linearized equations for the voltage and current waveforms of transistors and diodes during commutation transients are extracted based on unipolar PWM switching intervals. Contrary to dc–dc converters, the frequency of the switching network (i.e., low-side transistor and high-side freewheeling diode or vice versa in an inverter leg) and the inverter output frequency are different. Thus, to be able to extract the equivalent resistance of the inverter switching losses, this article proposes to use the concept of local and global root mean square (rms) and average currents. The local and global rms currents of the switches are derived in Section [III](#page-3-0) to extract the equivalent averaged resistance of local and global switching power losses based on the energy conservation law. The materials described in this section are also beneficial to estimate the averaged equivalent resistance for the conduction power losses of the devices. In Section [IV,](#page-5-0) an output resistance is derived for the CHB inverter using the reflection rule. In Section  $V$ , the double-pulse tests (DPTs) are conducted on the experimental rig to have an authentic perception of the device switching characteristics for different working conditions. Also, experimental studies are performed on a multilevel CHB to verify the correctness of the inverter's estimated output equivalent resistance. The discrepancies between the experiments and theoretical modeling approach are discussed in Section [VI.](#page-7-0) The article is concluded by drawing some conclusions in Section [VII.](#page-9-20)

### <span id="page-1-0"></span>II. TURN-ON AND TURN-OFF TRANSIENTS IN THE SWITCHES OF HB INVERTER

The PS-UPWM is commonly used for switching the CHB multilevel converters. A single-phase CHB (SP-CHB) converter with *n* series-connected HBs requires *n* carrier signals, each one time-shifted  $T_{cr}/2n$  with respect to the adjacent one, with  $T_{cr}$  being the carrier period, resulting in uniform power distribution among HBs and their switches [\[21\]. A](#page-9-21)ssuming that all the four transistors in each series-connected HBs carry the same rms current and dissipate the same switching and conduction power losses, only one of the HBs can be considered for the succeeding investigations, as shown in Fig. [1.](#page-1-1)

Fig.  $1(b)$  illustrates the mechanism of unipolar PWM in generating switching pulses for HB shown in Fig. [1\(a\).](#page-1-1)

<span id="page-1-1"></span>

<span id="page-1-2"></span>Fig. 1. Generic HB and its switching. (a) Circuit and (b) unipolar PWM.



<span id="page-1-3"></span>Fig. 2. Switching pulses in a period of carrier waveform for (a)  $m > 0$  and (b)  $m < 0$ .

$S_{1H}$ $\leq t \leq t_1$	1H $\leq t \leq t_1$
$\mathbf{S}_{2L}$ Ш $S_{1\mathrm{H}}$ $t_1 < t < t_2$	$\bar{\Gamma} V_{\underline{dc}}$ $t_1 \leq t$
$\mathbf{D}_{\rm IL}$ I $t_2 < t < t_3$	$S_{1L}$
$t_3 \leq t \leq$	∐⊥ $\overline{V}_{dc}$
$D_{2\mathrm{H}}$ $S_{1H}$ $t_4 < t < T_{cr}$	$D_{1\mathrm{H}}$ $t_4 < t < T_{cr}$
(a)	

Fig. 3. HB equivalent circuit in the case of  $m > 0$ . (a)  $i_o > 0$  and (b)  $i_o < 0$ .

The reference signal is sampled every half cycle or every cycle of the carrier in double-update-mode or single-update-mode modulators, respectively [\[21\].](#page-9-21) As shown in Fig. [2,](#page-1-2) the switching pulses for the transistors  $S_{1H}$  and  $S_{1L}$  are generated via comparison of the reference signal  $m(t)$  with its corresponding carrier signal and those of switches  $S_{2H}$  and  $S_{2L}$ are produced through comparing the carrier with −*m*(*t*), being  $m(t) = M \sin(\theta = \omega_0 t)$ , where  $\omega_0$  is the electrical pulsations of the output voltage and  $M \in [0, 1]$  is the modulation index. The reference has been considered as constant within a period of the carrier in Fig. [2,](#page-1-2) being the reference frequency almost negligible compared with that of the carrier. The equivalent circuits for the HB are shown in Fig. [3](#page-1-3) for the cases of  $m > 0$ ,  $i_{\rho} > 0$  [Fig. [3\(a\)\]](#page-1-3) and  $m > 0$ ,  $i_{\rho} < 0$  [Fig. [3\(b\)\]](#page-1-3). In the following, the switching losses are computed for both the cases, where the same analysis can be extended to the two other cases, i.e.,  $(m < 0, i<sub>o</sub> > 0)$  and  $(m < 0, i<sub>o</sub> < 0)$ .

## <span id="page-1-6"></span><span id="page-1-4"></span>*A. Case m* > *0, i<sup>o</sup>* > *0*

As it is obvious from Figs.  $2(a)$  and  $3(a)$ , by commanding transistor  $S_{2L}$  at  $t = t_1$ , it turns on and the diode  $D_{2H}$  turns off. Assuming constant load current during the commutation process, i.e.,  $i_o = I_{ok}$ , one can draw the equivalent circuit of Fig. [4](#page-2-0) for the HB. In Fig.  $5(a)$  and [\(b\),](#page-2-1) the approximate (linear) voltage and current waveforms of the transistor are shown

<span id="page-2-0"></span>

<span id="page-2-1"></span>Fig. 4. HB equivalent circuit during the commutation between S<sub>2L</sub> and  $D_{2H}$  (*t* = *t*<sub>1</sub>).



Fig. 5. Approximate (linear) voltage and current waveforms of switches in HB during (a) transistor turn-on, (b) transistor turn-off, and (c) transistor turn-on considering the diode reverse recovery.

for the turn-on and turn-off transients, respectively. Note that despite differences such as tail current in the turn-off transient of insulated-gate bipolar transistor (IGBT), the concepts of switching transients are the same for the IGBTs and metaloxide-semiconductor field-effect transistors (MOSFETs) [\[22\].](#page-9-22) This will be explained in more detail in Section [II-C.](#page-3-1)

<span id="page-2-6"></span>Based on Fig.  $5(a)$ , during the turn-on transient, the switch current rises linearly to the load current in a period of *t*ri. Then, the voltage across the switch starts to reduce linearly during  $t_{f_v}$ . The total delay time, which contributes to the switching losses of the transistor, is  $t_{d,on} = t_{ri} + t_{fv}$ . However, the switch turn-on transient is altered in practice due to the diode reverse recovery phenomenon and the displacement current of the gate-emitter (gate–source in MOSFET) and gate-collector (gate–drain in MOSFET) capacitances [\[23\]. T](#page-9-23)he practical waveform of a switch at turn-on is shown in Fig.  $5(c)$ . In a real case, when the gate-emitter voltage (or gate–source in MOSFET) exceeds the threshold voltage, the switch current rises and its voltage decreases. The rising interval of the transistor current to increase from 0 to  $I_{ok}$  lasts for  $t_{ri}$  during which the diode current falls from *I*ok to 0. Within this period, due to the interaction between switch parasitic capacitances and the equivalent inductance seen from the device output capacitance (also called the loop inductance), the switch voltage plateaus at a fraction of dc-link voltage until the reverse recovery of the diode is finished [\[24\]. O](#page-9-24)n the other hand, as the diode current reaches zero, the reverse recovery current,  $I_{RR}$ , flows through the diode for an interval of  $t_a$ . This current is added to the transistor current. Hereinafter, the diode is turned off and the voltage across the transistor reduces to nearly zero (saturation region). Note that in Fig. [5\(c\)](#page-2-1) usually  $t_{\text{ri}} + t_a < t_{d,\text{on}} = t_{\text{fv}} < t_a$  $t_{\text{ri}} + t_{\text{rr}}$ .

<span id="page-2-7"></span>Thus, according to Fig.  $5(c)$ , the currents of  $S_{2L}$  and  $D_{2H}$ , i.e.,  $i<sub>S</sub>$  and  $i<sub>D</sub>$ , can be expressed by the following equations for the above-mentioned transient:

$$
i_S = \begin{cases} \frac{I_{ok} + I_{RR}}{t_{ri} + t_a}t, & 0 \le t \le t_{ri} + t_a \\ \frac{-I_{RR}}{t_b}(t - (t_{ri} + t_{rr})) + I_{ok}, & t_{ri} + t_a \le t \le t_{ri} + t_{rr} \\ I_{ok}, & t \ge t_{ri} + t_{rr} \end{cases}
$$

$$
i_D = \begin{cases} -\frac{I_{ok} + I_{RR}}{t_{ri} + t_a}t + I_{ok}, & 0 \le t \le t_{ri} + t_a \\ \frac{I_{RR}}{t_b}(t - t_{ri} - t_a) - I_{RR}, & t_{ri} + t_a \le t \le t_{ri} + t_{rr}. \end{cases}
$$
\n(1)

In addition, the transistor and diode voltages,  $v_s$  and  $v_D$ , are

<span id="page-2-4"></span>
$$
v_S = \frac{-V_{dc}}{t_{fv}}(t - t_{fv}), \quad 0 \le t \le t_{d, on} = t_{fv}
$$
  

$$
v_D = \begin{cases} 0, & 0 \le t \le t_{ri} + t_a \\ -V_{dc}, & t_{ri} + t_a \le t \le t_{ri} + t_{rr} \end{cases}
$$
 (2)

in which the switch voltage is approximated by the dashed line in Fig.  $5(c)$ .

Consequently, the instantaneous switching losses of the transistor turn-on,  $p_{sw,S,on}$ , and the diode turn-off,  $p_{sw,D,off}$ , can be calculated as the product of their voltage and current during the switching transient. Thus,

<span id="page-2-3"></span>
$$
p_{sw,S,on} = v_S i_S, \quad 0 \le t \le t_{fv}
$$
  

$$
p_{sw,D,off} = v_D i_D, \quad t_{ri} + t_a \le t \le t_{ri} + t_{rr}.
$$
 (3)

<span id="page-2-5"></span>At  $t = t_2$  in Fig. [2\(a\),](#page-1-2) transistor  $S_{1H}$  turns off, and based on the load current polarity, diode  $D_{1L}$  turns on. In this regard, diagrams of Fig.  $5(b)$  are drawn for the turn-off transient of  $S_{1H}$ . By removing the command pulse from the transistor,  $v_S$  increases to  $V_{dc}$  during  $t_{rv}$ . Then, the current of  $S_{1H}$  commutates to  $D_{1L}$  during  $t<sub>fi</sub>$ . The transistor voltage and current equations during the turn-off transient are

<span id="page-2-2"></span>
$$
i_S = \begin{cases} I_{0k}, & 0 \le t \le t_{\text{rv}} \\ \frac{-I_{0k}}{t_{\text{fi}}}(t - t_{\text{rv}}) + I_{0k}, & t_{\text{rv}} \le t \le t_{\text{rv}} + t_{\text{fi}} \\ v_S = \begin{cases} \frac{V_{dc}}{t_{\text{rv}}}t, & 0 \le t \le t_{\text{rv}} \\ V_{dc}, & t_{\text{rv}} \le t \le t_{\text{rv}} + t_{\text{fi}}. \end{cases} \end{cases}
$$
(4)

Note that the voltage spike across the transistor is disregarded in [\(4\)](#page-2-2) for the sake of simplicity. This will be discussed in detail in Sections [II-C](#page-3-1) and [VI.](#page-7-0) Similar to  $(3)$ , the instantaneous switching loss of the transistor during turn-off interval is  $p_{sw,S,off} = v_S i_S$  for  $0 \le t \le t_{rv} + t_{fi}$ .

According to Figs. [2\(a\)](#page-1-2) and [3\(a\),](#page-1-3) at  $t = t_3$ , the switch  $S_{1H}$  turns on and  $D_{1L}$  turns off and, consequently, a transient period occurs similar to the one explained for  $t = t_1$ . Also, at  $t = t_4$ ,  $S_{2L}$  turns off and  $D_{2H}$  turns on and the transient period is similar to the one started at  $t = t_2$ . Generally, for calculating the switching power loss for  $m > 0$  and  $i<sub>o</sub> > 0$ , one should note that switches  $S_{1H}$  and  $S_{2L}$  turn-on and turn-off once and diodes  $D_{1L}$  and  $D_{2H}$  turn-off once within a period of carrier waveform, i.e., two switching losses associated with the transistors and diodes in each carrier cycle. This will be later used in Fig. [9](#page-5-1) for calculating the output equivalent resistance.

#### *B. Case*  $m > 0$ ,  $i_o < 0$

Similar to previous explanations in Section [II-A,](#page-1-4) Figs.  $2(b)$  and  $3(b)$  indicate that switch  $S_{2H}$  turns on at  $t = t_1$  and off at  $t = t_4$ . Also,  $S_{1L}$  turns on at  $t = t_2$  and off

<span id="page-3-2"></span>

Fig. 6. Turn-off and turn-on transients for (a) IGBT ( $V_{\text{CE}}$ : collector–emitter voltage,  $I_C$ : collector current,  $I_L$ : inductive load current) and (b) MOSFET ( $V_{DS}$ : drain–source voltage,  $I_D$ : drain current,  $I_L$ : inductive load current).

at  $t = t_3$ . Regarding the diodes,  $D_{1H}$  and  $D_{2L}$  are turned off at  $t = t_2$  and  $t = t_4$ , respectively.

It should be mentioned that the above explanations are completely the same when *m* is negative  $(m < 0)$ . In fact, only the sequence of conducting switches differs while, in general, two transistors are turned on and off once and two diodes are turned off once during a switching period just as in the case of  $m > 0$ .

## <span id="page-3-1"></span>*C. Experimental Waveforms of the Switching Transients for IGBT and MOSFET*

<span id="page-3-7"></span><span id="page-3-6"></span>To study the differences between the switching characteristics, two HBs with the same printed circuit board (PCB) layout—one with IGBT  $[25]$  and the other with MOS-FET [\[26\]—](#page-9-26)were tested. The basic design of the layouts is the same and some minor adjustments were made to optimize the driver circuit. Fig. [6](#page-3-2) shows the switching transients for both the designs. Based on Fig. [6,](#page-3-2) the switching behavior during these intervals is the same for IGBT and MOSFET and corresponds to the theories presented in Section [II-A.](#page-1-4) Both have voltage oscillations (ringing) across the switch, caused by the interaction between the switch capacitances and the loop inductances [\[24\]. T](#page-9-24)he amplitude of the voltage spike and the frequency of oscillations are different for IGBT and MOSFET because of the different rate of change in the switch current and the switch parasitic capacitances. At turnoff, the IGBT current falls rapidly first and then with a lower rate during the tailing interval and depends on component's technology [\[22\]. T](#page-9-22)ypically, in low-current applications (e.g., below 50 A), it contributes to a few percent of the turn-off loss. The experimental waveforms in Fig. [7](#page-3-3) show that the tail current is not very relevant and decays to zero almost linearly. For high-current applications, the tail current is responsible for 15%–20% increase in the turn-off losses [\[27\]. I](#page-9-27)n such cases,

<span id="page-3-3"></span>

<span id="page-3-4"></span>Fig. 7. Investigating the tail current at turn-off for the IGBT under test (no tail current is evident when the device is switched off close to its rated current).

TABLE I CONDUCTING INTERVALS OF SWITCHES

	m > 0		m < 0		
	i > 0	i<0	i>0	i<0	
$0 < t < t_1$	$S_{1H}$ , $D_{2H}$	$D_{1H}$ , $S_{2H}$	$S_{1H}$ , $D_{2H}$	$D_{1H}$ , $S_{2H}$	
$t_1 < t < t_2$	$S_{1H}$ , $S_{2L}$	$D_{1H}$ , $D_{2L}$	$D_{1L}, D_{2H}$	$S_{1L}$ , $S_{2H}$	
$t_2 < t < t_3$	$D_{1L}$ , $S_{2L}$	$S_{1L}, D_{2L}$	$D_{1L}$ , $S_{2L}$	$S_{1L}$ , $D_{2L}$	
$t_3 < t < t_4$	$S_{1H}$ , $S_{2L}$	$D_{1H}$ , $D_{2L}$	$D_{1L}$ , $D_{2H}$	$S_{1L}$ , $S_{2H}$	
$t_4 < t < T_{cr}$	$S_{1H}$ , $D_{2H}$	$D_{1H}$ , $S_{2H}$	$S_{1H}$ , $D_{2H}$	$D_{1H}$ , $S_{2H}$	

a piecewise linear approximation of the current can account for the tail current losses.

## <span id="page-3-9"></span><span id="page-3-0"></span>III. EXTRACTING THE EQUIVALENT SWITCHING RESISTANCE BASED ON ENERGY CONSERVATION LAW

There are some works dedicated to the identification of an equivalent resistance for the device switching and conduction losses in dc–dc converters based on the energy conservation law, such as  $[5]$ ,  $[28]$ ,  $[29]$ . In fact, they account for the losses during each switching period in the averaged smallsignal model of the converter. The switching frequency in dc–dc converters is the same as the frequency of the switching network output, while these two frequencies are different in an HB. Consequently, to obtain an equivalent resistance representing the device switching and conduction losses in every output period, the concepts of local and global rms values of devices' currents are introduced in this section.

#### *A. Local and Global RMS Currents of the Devices*

The "local" (calculated for a period of carrier signal) rms values of the devices' currents can be calculated based on the conduction intervals of switches listed in Table [I.](#page-3-4) Then, the "global" (calculated for a period of output voltage) rms values can be obtained based on the local ones.

Let us consider the output current as  $i_o = I_o \sin(\omega_o t - \varphi)$ , with  $I<sub>o</sub>$  and  $\varphi$  being the amplitude and the power factor angle of load current, respectively.  $S_{1H}$ ,  $D_{2H}$ ,  $S_{2L}$ , and  $D_{1L}$  can conduct when the current is positive, i.e.,  $\varphi < \theta < \varphi + \pi$ (in this interval  $S_{1L}$ ,  $D_{2L}$ ,  $S_{2H}$ , and  $D_{1H}$  are constantly off). For  $\varphi < \theta < \pi$ , *m* and *i<sub>o</sub>* are positive and the local rms current of the above-mentioned switches can be computed based on Fig.  $2(a)$  and Table [I.](#page-3-4) As in [\(5\)](#page-3-5),  $t_1$  and  $t_2$  in Fig.  $2(a)$  are obtained by intersecting the equations of both the carrier and reference waveforms in the interval of  $0 < t < T_{cr}/2$ 

<span id="page-3-8"></span><span id="page-3-5"></span>
$$
t_1 = \frac{T_{\text{cr}}}{4}(1 - m_k); \quad t_2 = \frac{T_{\text{cr}}}{4}(1 + m_k). \tag{5}
$$

Accordingly, the local rms values of the currents in  $S_{1H}$ ,  $D_{2H}$ ,  $S_{2L}$ , and  $D_{1L}$  are calculated as in [\(6\)](#page-4-0) for  $m, i_o > 0$ 

$$
I_{S_{1H},\text{rms},k} = \sqrt{\frac{2}{T_{cr}} \left( \int_0^{T_{cr}(1+m_k)/4} I_{ok}^2 dt \right)} = I_{ok} \sqrt{\frac{(1+m_k)/2}{(1+m_k)/2}}
$$

$$
I_{S_{2L},\text{rms},k} = \sqrt{\frac{2}{T_{cr}} \left( \int_{T_{cr}(1-m_k)/4}^{T_{cr}/2} I_{ok}^2 dt \right)} = I_{ok} \sqrt{\frac{(1+m_k)/2}{(1+m_k)/2}}
$$

$$
I_{D_{1L},\text{rms},k} = \sqrt{\frac{2}{T_{cr}} \left( \int_{T_{cr}(1+m_k)/4}^{T_{cr}/2} I_{ok}^2 dt \right)} = I_{ok} \sqrt{\frac{(1-m_k)/2}{(1-m_k)/2}}
$$

$$
I_{D_{2H},\text{rms},k} = \sqrt{\frac{2}{T_{cr}} \left( \int_0^{T_{cr}(1-m_k)/4} I_{ok}^2 dt \right)} = I_{ok} \sqrt{\frac{(1-m_k)/2}{(1-m_k)/2}}.
$$
(6)

For  $\pi < \theta < \pi + \varphi$ , *m* is negative, *i<sub>o</sub>* is positive and the local rms current of  $S_{1H}$ ,  $D_{2H}$ ,  $S_{2L}$ , and  $D_{1L}$  can be computed based on Fig.  $2(b)$  and Table [I.](#page-3-4) In this case,  $t_1 =$  $T_{cr}(1 + m_k)/4$  and  $t_2 = T_{cr}(1 - m_k)/4$ . Similarly, the devices' local rms currents are obtained in the same manner as the one in  $(6)$ , and the final expression for the case of  $m < 0$  and  $i_o > 0$  is

$$
I_{(S_{1H}, S_{2L}), \text{rms}, k} = I_{ok} \sqrt{\frac{(1+m_k)}{2}}
$$
  
\n
$$
I_{(D_{1L}, D_{2H}), \text{rms}, k} = I_{ok} \sqrt{\frac{(1-m_k)}{2}}.
$$
 (7)

Following the same procedure, one can see that the current rms values for  $(S_{1L}, S_{2H})$  and  $(D_{2L}, D_{1H})$  are, respectively, identical to those of  $(S_{1H}, S_{2L})$  and  $(D_{1L}, D_{2H})$  in [\(7\)](#page-4-1) for (*m* > 0, *i* < 0) and in [\(6\)](#page-4-0) for (*m* < 0, *i* < 0), respectively.

In the next step, the global rms current is calculated. In this article, the squared local rms values are summed and averaged within an output period and its square root is represented as the global rms current. As mentioned earlier and shown via [\(6\)](#page-4-0) and [\(7\)](#page-4-1), local and eventually, global rms currents are the same for all the transistors and for all the diodes when unipolar modulation is used. Hence,  $S_{1H}$  and  $D_{2H}$  are taken as examples for the upcoming calculations. Here, it is assumed that the reference waveform,  $m(t)$ , and the load current are sampled in every carrier half-period (double-update mode). Thus, there are *j* sampling times within a half-period of output voltage, *To*, as follows:

$$
j = \frac{0.5T_o}{0.5T_{cr}} + 1 = \frac{T_o}{T_{cr}} + 1.
$$
 (8)

On the other hand, every switch can conduct either positive or negative load current. Switches  $S_{1H}$  and  $D_{2H}$  can conduct within  $\varphi < \theta < \pi + \varphi$ . Based on the double-update-mode sampling strategy and considering the carrier waveform as in Fig. [8,](#page-4-2) angle  $\varphi$  coincides to the *N*<sub>1</sub>th sample equal to  $|\varphi \times i/\pi|$ , where  $|\cdot|$  indicates the floor function. Considering the reference signal as  $m(t) = M \sin(\omega_0 t)$  and the load current as  $i_o = I_o \sin(\omega_o t - \varphi)$ , the global rms current of  $S_{1H}$  and  $D_{2H}$  is obtained based on [\(6\)](#page-4-0) and [\(7\)](#page-4-1) as in [\(9\)](#page-4-3). In fact, A1, *A*2, and *A*3 in [\(9\)](#page-4-3) represent  $I_{ok}$ ,  $(1 + m_k)/2$ , and  $(1 - m_k)/2$ 

<span id="page-4-2"></span>

<span id="page-4-4"></span>Fig. 8. Sampling the reference and load current in the double-update mode.

TABLE II DEVICES' GLOBAL RMS CURRENTS OBTAINED FROM THEORETICAL APPROACH AND SIMULATIONS

<span id="page-4-0"></span>

	М	0.2	0.4	0.6	0.8	
$I_{S,rms}$	Theoretical 11.43		12.03	12.82	13.45	13.97
$I_{S,rms}$	Simulation	11.51	12.13	12.9	13.51	14.12
$I_{D,rms}$	Theoritical	9.72	8.64	7.63	63	4.76
$I_{D,rms}$	Simulation	9.8	8.72	77	6.41	4.84

in  $(6)$ , respectively,

<span id="page-4-1"></span>
$$
I_{S,\text{rms}}^2 = \left[ \frac{1}{2j} \sum_{k=N_1+1}^{j+N_1} \underbrace{I_o^2 \sin^2 \left( \frac{2\pi T_{\text{cr}}}{T_o} (k-1) - \frac{N_1 \pi}{j} \right)}_{A1} \times \underbrace{\left( \frac{1+M \sin \left( \frac{2\pi T_{\text{cr}}}{T_o} (k-1) \right)}{2} \right)}_{A2} \right]
$$
  

$$
I_{D,\text{rms}}^2 = \left[ \frac{1}{2j} \sum_{k=N_1+1}^{j+N_1} \underbrace{I_o^2 \sin^2 \left( \frac{2\pi T_{\text{cr}}}{T_o} (k-1) - \frac{N_1 \pi}{j} \right)}_{A3} \times \underbrace{\left( \frac{1-M \sin \left( \frac{2\pi T_{\text{cr}}}{T_o} (k-1) \right)}{2} \right)}_{A4} \right].
$$
 (9)

<span id="page-4-3"></span>To check the correctness of the proposed formulation, the rms value of the transistor current is listed in Table [II](#page-4-4) obtained first from [\(9\)](#page-4-3) and then from implementing SP-CHB in MATLAB/SIMULINK.<sup>[1](#page-4-5)</sup> In this table, the load rms current, carrier frequency, and power factor angle are fixed at 21 A, 2 kHz, and 20◦ , respectively, and the modulation index is changing. A good matching is observable between the theoretical and simulation results even with relatively low sampling rate (2 kHz). Obviously, the precision of the proposed formulation enhances as the switching frequency increases. One important advantage of the proposed formulation is that the device current rating can be simply and promptly determined for different working points, while it takes plenty of time via simulations.

<span id="page-4-5"></span><sup>1</sup>Registered trademarked.

#### *B. Local and Global Average Switching Power Losses*

Using  $(1)$ – $(4)$ , the "local average switching power losses" of each transistor and diode,  $P_{sw,S,k}$  and  $P_{sw,D,k}$ , are obtained by integrating the instantaneous switching losses,  $p_{sw,S,on}$ ,  $p_{sw,S,off}$ , and  $p_{sw,D,off}$  in a period of carrier,  $T_{cr}$ , as follows:

$$
P_{\text{sw},S,k} = \frac{1}{2T_{\text{cr}}} I_{\text{ok}} V_{\text{dc}} \left[ \frac{t_{d,\text{on}}}{3} \left( 1 + \frac{I_{\text{RR}}}{I_{\text{ok}}} \right) + t_{d,\text{off}} \right]
$$
  

$$
P_{\text{sw},D,k} = \frac{1}{2T_{\text{cr}}} I_{\text{RR}} V_{\text{dc}} t_b
$$
 (10)

where  $t_{d, \text{on}} = t_{fv}$  and  $t_{d, \text{off}} = t_{fi} + t_{rv}$ . Also, it is assumed that  $t_{d, \text{on}} \simeq t_{\text{ri}} + t_a$  which is reasonable as will be explained in Section [VI-B.](#page-8-0)  $P_{sw, S, k}$  in [\(10\)](#page-5-2) is the sum of local average turnoff and turn-on switching losses. Equation [\(10\)](#page-5-2) shows that the transistor local average switching losses are dependent on the load current. Consequently, based on the energy conservation law, the local average switching losses in transistor and diode can be expressed as the power dissipated in an equivalent resistance [\[5\], \[](#page-9-4)[28\],](#page-9-28)  $r_{sw,S,k}$  and  $r_{sw,D,k}$  as follows:

$$
r_{\mathrm{sw},S,k} = \frac{P_{\mathrm{sw},S,k}}{I_{S,\mathrm{rms},k}^2}; \qquad r_{\mathrm{sw},D,k} = \frac{P_{\mathrm{sw},D,k}}{I_{D,\mathrm{rms},k}^2} \tag{11}
$$

where  $I_{S,rms,k}$  and  $I_{D,rms,k}$  are defined according to [\(6\)](#page-4-0) and [\(7\)](#page-4-1). On the other hand, just as in the case of device rms currents calculations, "global average switching losses" of each device can be defined by summing the local average switching losses in a period of output voltage by replacing  $I_{ok}$  in [\(10\)](#page-5-2) by  $I_o \sin(2\pi T_{cr}(k-1)/T_o - N_1\pi/j)$ . Consequently, global average switching power losses of each switch will be as in the following:

$$
P_{\text{sw},S} = \frac{1}{2j} \sum_{k=N_1+1}^{j+N_1} P_{\text{sw},S,k}(I_{\text{ok}})
$$

$$
P_{\text{sw},D} = \frac{1}{2j} \sum_{k=N_1+1}^{j+N_1} P_{\text{sw},D,k}(I_{\text{ok}}).
$$
(12)

Similar to the approach used for the extraction of local equivalent resistance, the device global equivalent average switching losses resistance, i.e.,  $r_{sw,S}$  and  $r_{sw,D}$ , can be obtained based on the energy conservation law as follows:

$$
r_{\rm sw, S} = \frac{P_{\rm sw, S}}{I_{S, \rm rms}^2}; \quad r_{\rm sw, D} = \frac{P_{\rm sw, D}}{I_{D, \rm rms}^2}
$$
(13)

where the expressions for  $I_{S,rms}$  and  $I_{D,rms}$  are obtained from [\(9\)](#page-4-3). Hence, these equivalent resistances can be connected in series with each switch model representing its switching power losses as shown in Fig. [9.](#page-5-1)

#### *C. Equivalent Averaged Resistance of Conduction Power Losses*

The instantaneous conduction power losses of transistors and diodes can be expressed as  $p_{on, S} = r_{on, S} i_S \times i_S$  and  $p_{\text{on},D} = (V_F + r_{\text{on},D}i_D) \times i_D$ , respectively, where  $r_{\text{on},S(D)}$  is the switch ON-state resistance and  $V_F$  is the diode threshold voltage. Accordingly, the global averaged conduction power

<span id="page-5-1"></span>

<span id="page-5-2"></span>Fig. 9. Representation of devices' equivalent resistances in either series connection to the device or reflected at the inverter output.

losses,  $P_{\text{on},S(D)}$ , and their equivalent resistances,  $r_{\text{on},S}$  and *r*on,*<sup>D</sup>*, are calculated as follows:

$$
P_{\text{on},S} = \sum_{k} \frac{1}{T_{\text{cr}}} \int_{T_{\text{cr}}} p_{\text{on},S,k} dt = r_{\text{on},S} I_{S,\text{rms}}^2
$$
  

$$
P_{\text{on},D} = \sum_{k} \frac{1}{T_{\text{cr}}} \int_{T_{\text{cr}}} p_{\text{on},D,k} dt = r_{\text{on},D} I_{D,\text{rms}}^2 + V_F I_{D,\text{rms}}.
$$
 (14)

## <span id="page-5-0"></span>IV. ESTIMATION OF INVERTER OUTPUT SWITCHING AND CONDUCTION AVERAGED RESISTANCES USING REFLECTION RULE

In this article, the equivalent averaged resistances for switching and conduction power losses in switching devices are extracted. However, these resistances are functions of load power factor, load rms current, and modulation index. Modulation index and power factor are needed to obtain the switching times and the rms current during each period of the carrier, and the switching characteristics are required to obtain the local switching power losses. On the other hand, further investigations revealed that the reflected equivalent global resistance to the load branch in Fig. [9](#page-5-1) is a function of load rms current, irrespective of power factor and modulation index. In fact, this resistance depends on the voltage and the current to be commutated, i.e., dc-link voltage and load current, switching frequency, and the switching characteristics of the device. Consequently, one may arrive at the interesting conclusion that the effect of switching and conduction losses can be modeled by adding equivalent averaged resistances at the inverter output. These conclusions are based on the assumption that the commutating current is continuous in each switching cycle (as it happens in continuous current mode (CCM) in dc–dc converters).

As shown in Fig. [9,](#page-5-1) the reflection rule can be applied to shift the devices' equivalent averaged resistances to the output terminals of the multilevel CHB. Using the reflection rule, the resistance  $r_x$  in branch " $x$ " can be shifted to branch " $y$ " with a resistance of  $r<sub>y</sub>$ , where

$$
r_{y} = r_{x} I_{x}^{2} / I_{y}^{2}
$$
 (15)

with  $I_x$  and  $I_y$  being the rms values of currents in branches " $x$ " and "*y*," respectively. In Fig. [9,](#page-5-1)  $r_{o,S}$  and  $r_{o,D}$  are the transistors' and diodes' reflected resistances to the output, respectively,

<span id="page-6-1"></span>

Fig. 10. Photograph of the experimental rig for (a) DPT on HB and (b) test on CHB.

which, on their own, are the sum of reflected transistor or diode switching,  $r_{o,sw,S(D)}$ , and conduction,  $r_{o,on,S(D)}$ , resistances given by the following equations:

$$
r_{o,sw,S(D)} = \frac{r_{sw,S(D)} I_{S(D),rms}^2}{\left(\frac{I_o}{\sqrt{2}}\right)^2}; \quad r_{o,on,S} = r_{on,S} I_{S,rms}^2
$$

$$
r_{o,on,D} = (r_{on,D} I_{D,rms}^2 + V_F I_{D,ave}).
$$
(16)

As shown in Fig. [9,](#page-5-1) the aforementioned resistances are reflected to the CHB output with a factor 2*n* for *n* seriesconnected HBs. This is due to the fact that in each HB, there are two switching and two conduction power losses associated with transistors and diodes during every switching period.

#### V. EXPERIMENTAL STUDIES

<span id="page-6-0"></span>The DPT is used to extract the switching characteristics of the device under test (DUT). Then, the device's equivalent switching resistance is obtained based on the proposed method. DPT is a method to extract reliable data of the devices' switching characteristics, which are IGBT turn-on and turnoff delay times and diode reverse recovery characteristics at different operating conditions [\[30\],](#page-9-30) [\[31\].](#page-10-0) Two pulses with adjustable duration are sent to the DUT, which is usually the lower switch of an HB phase leg, in a clamped inductive load circuit. Then, the devices' (IGBT or MOSFET and diode) transients are captured at the end of the first pulse and the beginning of the second pulse.

<span id="page-6-8"></span>Since DPT results are very dependent on the circuit layout, one phase leg of the experimental HB shown in Fig. [10](#page-6-1) was used for accurate estimation. The adopted HB, provided as the whole CHB, by DigiPower Ltd. [\[32\],](#page-10-1) consisted of NGTB30N120LWG IGBTs and STTH6012W discrete diodes used in snubber circuits [\[25\], \[](#page-9-25)[33\]. F](#page-10-2)or capturing the transients, a 500-MHz Tektronix MSO58 oscilloscope, 200-MHz Tektronix THDP0200 differential probes, and 120-MHz Tektronix TCP0030A current probes were used. The adopted instrumental setup gives satisfactory results for IGBTs as DUT in DPT. According to the device datasheet, the IGBT current rise time  $(t<sub>rise</sub>)$  is up to 200 ns. Hence, the signal bandwidth (BW) would be BW  $\simeq 0.35/t_{\text{rise}} \simeq 1.75 \text{ MHz}$  [\[31\]. T](#page-10-0)he minimum BW of the current probe should be three to five times higher than signal BW, which was 120 MHz in our case).

Fig. [6\(a\)](#page-3-2) shows a sample of waveforms from DPT to better explain the procedure to extract the switching characteristics, while Fig. [11](#page-6-2) shows the DPT results for the IGBT and diode

<span id="page-6-2"></span>

Fig. 11. Switching characteristics of IGBT and diode versus inductive load current,  $I_L$ , in DPT.

<span id="page-6-3"></span>TABLE III EQUIVALENT GLOBAL SWITCHING RESISTANCE IN OHMS FOR IGBT

М	$\varphi = 0^{\circ}$	$\varphi = 15^{\circ}$	$\varphi = 30^{\circ}$	$\varphi = 45^{\circ}$	$\varphi = 60^{\circ}$
0.1	0.243	0.244	0.246	0.249	0.253
0.3	0.210	0.212	0.217	0.225	0.235
0.5	0.185	0.187	0.194	0.205	0.220
09	0.149	0.152	0.160	0.173	0.194

<span id="page-6-5"></span><span id="page-6-4"></span>TABLE IV EQUIVALENT GLOBAL SWITCHING RESISTANCE IN OHMS FOR DIODE



<span id="page-6-6"></span>for different current levels. For the purpose of calculating the local switching losses based on [\(10\)](#page-5-2), the varying switching characteristics for different load (commutation) currents can be stored in a lookup table and used in every switching period. This update of switching characteristics is necessary since the load current is sinusoidal and changing.

<span id="page-6-7"></span>The equivalent global resistance of switching losses, *r*sw,*<sup>S</sup>* and  $r_{sw,D}$ , of the IGBT and diode is calculated based on the proposed numerical method and listed in Tables [III](#page-6-3) and [IV](#page-6-4) for the load rms current of 17 A and different power factor angles and modulation indices. In Tables [III](#page-6-3) and [IV,](#page-6-4)  $(I_o, f_{cr}, V_{dc})$  = (17 Arms, 5 kHz, 500 V). It can be concluded from the results that  $r_{sw,S}$  increases as the power factor and modulation index decrease; on the contrary, *r*sw,*<sup>D</sup>* decreases as the power factor and modulation index decrease. Moreover, the value of output equivalent resistance for switching losses of IGBT and diode, i.e.,  $r_{o,sw,S(D)}$  in [\(16\)](#page-6-5), is constant for different power factors and modulation indices and are equal to 65.7 and 31.3 m $\Omega$ , respectively. It is worth mentioning that the DUT equivalent switching resistance can be obtained quickly based on the proposed numerical method for various working conditions. The equivalent resistance for the switching losses of the experimental seven-level CHB is shown in Fig. [12](#page-7-1) for different current levels.

<span id="page-6-9"></span>For the purpose of experimental verification, the method presented in [\[31\] an](#page-10-0)d [\[34\] h](#page-10-3)as also been adopted in this article to verify the local average switching loss of IGBT and diode.

<span id="page-7-1"></span>

Fig. 12. Equivalent switching loss resistance of the seven-level CHB.

<span id="page-7-3"></span>

Fig. 13. Experimental waveforms to obtain the switching loss energy.

In DPT, the difference between the energy drawn from the power supply and the energy delivered to the inductive load during the switching intervals is equal to the switching losses, *E*sw, of IGBT and diode, i.e.,

$$
E_{\rm sw} = \int_0^{t_d} \left( V_{\rm dc} i_{\rm S_{1L}} - v_{\rm S_{1H}} I_L \right) dt \tag{17}
$$

where  $i_{S_{1L}}$  and  $v_{S_{1H}}$  are the current of lower switch (DUT) and the voltage of the upper switch (or load) during DPT, respectively. Also,  $t_d$  is the switching time. The energy transfer between the parasitic elements of the circuit (ringing) occurs after the switching interval defined in Fig. [6](#page-3-2) and, thus, is not included in [\(17\)](#page-7-2).

*E*sw can be computed in the experiments via oscilloscope. For instance, Fig. [13](#page-7-3) shows the math operation of  $(17)$  on the four channels of the oscilloscope. In this figure, the jump of the switching energy in the turn-on and turn-off transients at the current of 4.6 A and  $V_{dc} = 100$  V is equal to  $59 + 252 =$ 311  $\mu$ J. On the other hand, for the same operating conditions, the local average switching energy, i.e.,  $2T_{cr}(P_{sw,S,k} + P_{sw,D,k})$ in [\(10\)](#page-5-2), is computed equal to 295  $\mu$ J which is close to the experimental results. Comparisons for other current levels are shown in Table [V.](#page-7-4) According to this table, a good matching can be observed between the experiments and the proposed numerical method.

To verify the proposed equivalent output resistance for the switching losses, i.e., the term *r<sup>o</sup>*,*s*<sup>w</sup> in Fig. [9,](#page-5-1) experimental studies were carried out using the seven-level CHB shown in Fig. [10\(b\).](#page-6-1) In the experiments,  $V_{dc} = 100$  V,  $n = 3$ ,  $f_{cr} = 5$  kHz with PS-UPWM, and  $M = 0.9$ . Fig. [14](#page-7-5) shows the output voltage and current waveforms when the load rms current is 7 A. In Table [VI](#page-7-6) the experimental voltage drops with respect to the no-load condition,  $\Delta v_{\text{exp}}$ , are compared against the presented theoretical ones,  $\Delta v_{\text{th}}$ . For the purpose of fair

<span id="page-7-4"></span>TABLE V COMPARISONS BETWEEN NUMERICAL,  $E_{\text{sw,NUM}}$ , and EXPERIMENTAL, *E*sw,EXP , LOCAL SWITCHING ENERGY LOSS OF IGBT

$I_L(A)$	2.6	3.4	4.6	7	9.5
$E_{sw,num}(\mu J)$	184	244	295	379	403
$E_{sw,exp}(\mu J)$	209	263	311	419	517
$I_L(A)$	12.7	15	17.3	20	23
$E_{sw,num}(\mu J)$	606	741	846	1008	1113
$E_{sw,exp}(\mu J)$	655	769	893	1041	1186

<span id="page-7-5"></span>

<span id="page-7-6"></span>Fig. 14. Output voltage and current of the experimental seven-level SP-CHB.

TABLE VI COMPARISON BETWEEN EXPERIMENTAL AND THEORETICAL VOLTAGE DROPS

$I_O[A]$	$r_{o,sw}\,[m\Omega]$	$r_{o,on}$ [m $\Omega$ ]	$\Delta v_{th}$ [V]	$\Delta v_{exp}$ [V]
4.8	1126	588	8.23	8.5
	920	500	9.92	10.8
9.2	756	454	11.13	12

<span id="page-7-2"></span>comparison, first the experimental no-load voltage is captured and the fundamental component of this voltage is extracted via the FFT analysis of data in MATLAB, which is equal to 185 V for the above-mentioned conditions. It should be noted that the dead-time voltage drop, which is a function of  $V_{dc}$ ,  $f_{cr}$ , and  $(T_{dt} + t_{d, \text{on}} - t_{d, \text{off}})$  [\[11\], i](#page-9-10)s included. Therefore, by neglecting the changes in  $(t_{d, \text{on}} - t_{d, \text{off}})$  with respect to dead-time duration,  $T_{dt} = 2 \mu s$ , one can assume the dead-time voltage drop as constant for different loading conditions. Table [VI](#page-7-6) shows that the share of switching losses in the voltage drop is comparable to the conduction voltage drops which should be considered. Thus, the proposed modeling of switching losses is useful for appropriate compensation of inverter output voltage drop in some specific applications.

### <span id="page-7-0"></span>VI. DISCUSSION ON THE DISCREPANCIES BETWEEN THE EXPERIMENTS AND THEORETICAL MODELING

In the real world, the switching waveforms deviate from those presented in Section [II-A](#page-1-4) mainly due to the interaction between the parasitic capacitances of the devices and the loop inductance during switching transients. In the following, the main sources of discrepancies are listed and explained with experimental evidence.

#### *A. Voltage Spike Across the Switch at Turn-Off*

The transistor experiences a voltage spike when its current reaches zero, which amplitude depends on the rate of change

<span id="page-8-1"></span>

Fig. 15. Comparison between the analytical model of the transistor at turn-off and experimental waveforms. (a) Voltage and current and (b) experimental switching power losses.

in switch current (*diS*/*dt*) and loop inductance. An example of the experimental waveforms for the turn-off transient is shown in Fig. [15.](#page-8-1) In this figure, the experimental waveforms are linearized based on the theory presented in Section [II-A.](#page-1-4) The linear equations of the device's current and voltage are

$$
v_S = \begin{cases} 0.52 \times 10^9 t, & 0 < t < t_1 \\ 100, & t_1 < t < t_2 \end{cases}
$$
  

$$
i_S = \begin{cases} 6.2, & 0 < t < t_1 \\ -193.75 \times 10^6 t + 43.4, & t_1 < t < t_2. \end{cases}
$$
(18)

By multiplying the above voltage and current and calculating the integral over  $t_{d,off}$ , the switching energy loss results equal to 70  $\mu$ J. Also, this multiplication is done in Fig. [15\(b\)](#page-8-1) and the surface area under the instantaneous power loss waveform in the desired period is equal to 75  $\mu$ J. It is interesting to note that the error is trivial, despite the relatively large voltage spike. This is due to the fact that the wave tail (after the peak) occurs when the current is zero. Furthermore, the duration of  $(t_2-t_1)$  is short compared with  $t_1$ , 32 ns versus 192 ns in this case.

### <span id="page-8-0"></span>*B. Linear Approximation of the Switch Voltage and Current at Turn-On*

Based on Fig.  $5(c)$ , the experimental waveforms of the switch's turn-on shown in Fig.  $16(a)$  are approximated as in the following equations:

$$
v_S = -243.55 \times 10^6 t + 100, \quad 0 < t < t_1 = t_{fv}
$$
  
\n
$$
i_S = 59.42 \times 10^6 t, \quad 0 < t < t_1 = t_{fv}. \quad (19)
$$

It should be mentioned that  $t_{fv} \simeq t_{ri} + t_a$ , and there is no need to use the linear approximation of the current for  $t_{\text{ri}} + t_a < t < t_{\text{ri}} + t_{\text{rr}}$ . The switch turn-on energy loss is obtained by multiplying voltage and current equations in [\(19\)](#page-8-3) and taking the integral over  $t<sub>fv</sub>$  which yields 167  $\mu$ J. The experimental waveform of the instantaneous power loss is also shown in Fig.  $16(b)$  where the surface area under the waveform is nearly 180  $\mu$ J. In general, the sum of theoretical turn-on and turn-off switching energy loss is equal to 237  $\mu$ J while the experimental one is equal to 255  $\mu$ J. Accordingly, the error introduced by the approximations is around 7%.

<span id="page-8-2"></span>

<span id="page-8-4"></span>Fig. 16. Comparison between the analytical and experimental waveforms of the transistor at turn-on. (a) Voltage and current and (b) experimental switching power losses.



Fig. 17. Comparison between the analytical and experimental waveforms of the diode. (a) Voltage and current and (b) experimental switching power losses.

#### *C. Ringing*

<span id="page-8-6"></span>Ringing is due to the energy exchanges between the input source, parasitic resistances, and the energy storage elements of the circuit, i.e., the switches' parasitic capacitances and loop inductance [\[34\],](#page-10-3) [\[35\], \[](#page-10-4)[36\]. H](#page-10-5)owever, in this article, the main purpose is to extract the converter equivalent resistance based on the average switching power losses. For better clarification, the instantaneous switching power losses during turn-off and turn-on transients are shown in Figs. [15\(b\)](#page-8-1) and [16\(b\),](#page-8-2) respectively. The ringing power during turn-off takes both negative and positive values which declares the power exchange between energy storage elements of the circuit. In Fig.  $15(b)$ , the resultant of energy exchange is negligible compared with the main turn-off energy loss. Also, according to Fig.  $16(b)$ , the ringing at turn-on transient is trivial.

## <span id="page-8-3"></span>*D. Sudden Change in the Diode Voltage and the Voltage Spike Across the Diode at Turn-Off*

The experimental voltage and current waveforms for the high-side body diode in DPT are shown in Fig. [17](#page-8-4) together with the approximated plots, based on the analytical model presented in Section [II-A.](#page-1-4) According to this figure, the real diode voltage does not change suddenly but at a very short period and it experiences a spike after reaching the input dc voltage. The approximated equations for the diode voltage and current shown in Fig. [17](#page-8-4) are

<span id="page-8-5"></span>
$$
v_S = -243.55 \times 10^6 t + 100, \quad 0 < t < t_1 = t_{fv}
$$
  
\n
$$
i_S = 59.42 \times 10^6 t, \quad 0 < t < t_1 = t_{fv}.
$$
 (20)

Using  $(20)$ , the approximated diode switching energy loss is equal to 118  $\mu$ J. On the other hand, based on Fig. [17\(b\),](#page-8-4) the experimental switching energy of the diode is equal to 133  $\mu$ J. Thus, the error is nearly 11% which is mainly due to the voltage spike. For a more accurate modeling, the voltage spike can also be considered. This voltage spikes can be extracted from the DPT and applied to the model if more accuracy is needed.

#### VII. CONCLUSION

<span id="page-9-20"></span>The switching losses of individual devices in HBs depend on the modulation strategy, load power factor, switching frequency, and devices' switching characteristics. In this article, all these factors have been taken into account, and along with a combined theoretical and experimental approach, a switching loss model of the CHB multilevel converter has been obtained. In the theoretical part, the equivalent switching loss resistance of the devices is obtained based on the concept of energy conservation law and through the calculation of local and global switches' rms currents and average switching losses. Then, an output equivalent resistance is obtained based on the reflection rule which is only a factor of load current. The implementation of this theoretical proposal is very effective without the need to extensive simulation studies. In the experimental part, DPT is conducted to obtain the devices' switching characteristics for different switch operating conditions. This modeling approach can be extended to other PWM schemes such as bipolar PWM. In other words, the local and global rms values of the device current and switching losses can be obtained based on the specific type of PWM technique similar to the proposed approach.

#### **REFERENCES**

- <span id="page-9-0"></span>[\[1\] S](#page-0-0). M. Seyyedzadeh, S. Mohamadian, M. Siami, and A. Shoulaie, "Modeling of the nonlinear characteristics of voltage source inverters for motor self-commissioning," *IEEE Trans. Power Electron.*, vol. 34, no. 12, pp. 12154–12164, Dec. 2019.
- <span id="page-9-1"></span>[\[2\] S](#page-0-0). M. Seyyedzadeh and A. Shoulaie, "Accurate modeling of the nonlinear characteristic of a voltage source inverter for better performance in near zero currents," *IEEE Trans. Ind. Electron.*, vol. 66, no. 1, pp. 71–78, Jan. 2019.
- <span id="page-9-2"></span>[\[3\] S](#page-0-0). Mohamadian, S. Castellan, A. Tessarolo, M. H. Khanzade, and A. Shoulaie, "A novel thyristor-based CSI topology with multilevel current waveform for improved drive performance," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 997–1006, Feb. 2018, doi: [10.1109/TPEL.2017.2676025.](http://dx.doi.org/10.1109/TPEL.2017.2676025)
- <span id="page-9-3"></span>[\[4\] Y](#page-0-1). Park and S.-K. Sul, "A novel method utilizing trapezoidal voltage to compensate for inverter nonlinearity," *IEEE Trans. Power Electron.*, vol. 27, no. 12, pp. 4837–4846, Dec. 2012.
- <span id="page-9-4"></span>[\[5\] A](#page-0-2). Ayachit and M. K. Kazimierczuk, "Averaged small-signal model of PWM DC–DC converters in CCM including switching power loss," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 2, pp. 262–266, Feb. 2019.
- <span id="page-9-5"></span>[\[6\] A](#page-0-3). S. Babel, A. Muetze, R. R. Seebacher, K. Krischan, and E. G. Strangas, "Inverter device nonlinearity characterization technique for use in a motor drive system," *IEEE Trans. Ind. Appl.*, vol. 51, no. 3, pp. 2331–2339, May 2015.
- <span id="page-9-6"></span>[\[7\] H](#page-0-3). S. Kim, Y. C. Kwon, S. J. Chee, and S. K. Sul, "Analysis and compensation of inverter nonlinearity for three-level T-type inverter," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4970–4980, Jun. 2017.
- <span id="page-9-7"></span>[\[8\] S](#page-0-3). Mohamadian and H. Azizi-Moghaddam, "Conduction and dead-time voltage drops estimation of asymmetric cascaded H-bridge converters utilizing level-shifted PWM scheme," *Iranian J. Electr. Electron. Eng.*, vol. 16, no. 1, pp. 48–57, Mar. 2020.
- <span id="page-9-8"></span>[\[9\] Q](#page-0-3). Yan, R. Zhao, X. Yuan, W. Ma, and J. He, "A DSOGI-FLL-based dead-time elimination PWM for three-phase power converters," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2805–2818, Mar. 2019.
- <span id="page-9-9"></span>[\[10\]](#page-0-3) D. Wang, P. Zhang, Y. Jin, M. Wang, G. Liu, and M. Wang, "Influences on output distortion in voltage source inverter caused by power devices' parasitic capacitance," *IEEE Trans. Power Electron.*, vol. 33, no. 5, pp. 4261–4273, May 2018.
- <span id="page-9-10"></span>[\[11\]](#page-0-4) A. Mora, J. Juliet, A. Santander, and P. Lezana, "Dead-time and semiconductor voltage drop compensation for cascaded H-bridge converters," *IEEE Trans. Ind. Electron.*, vol. 63, no. 12, pp. 7833–7842, Dec. 2016.
- <span id="page-9-11"></span>[\[12\]](#page-0-5) S. Ahmed, Z. Shen, P. Mattavelli, D. Boroyevich, and K. J. Karimi, "Small-signal model of voltage source inverter (VSI) and voltage source converter (VSC) considering the DeadTime effect and space vector modulation types," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4145–4156, Jun. 2017.
- <span id="page-9-12"></span>[\[13\]](#page-0-5) G. S. Perantzakis, F. H. Xepapas, and S. N. Manias, "A novel fourlevel voltage source inverter—Influence of switching strategies on the distribution of power losses," *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 149–159, Jan. 2007.
- <span id="page-9-13"></span>[\[14\]](#page-0-6) J. W. Kolar, H. Ertl, and F. C. Zach, "Influence of the modulation method on the conduction and switching losses of a PWM converter system," *IEEE Trans. Ind. Appl.*, vol. 27, no. 6, pp. 1063–1075, Nov. 1991.
- <span id="page-9-14"></span>[\[15\]](#page-0-6) J. W. Kolar, F. C. Zach, and F. Casanellas, "Losses in PWM inverters using IGBTs," *IEE Proc. Electric Power Appl.*, vol. 142, no. 4, pp. 285–288, Jul. 1995.
- <span id="page-9-15"></span>[\[16\]](#page-0-6) A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49–61, Jan. 1999.
- <span id="page-9-16"></span>[\[17\]](#page-0-7) P. Sanjeev and S. Jain, "Analysis of conduction and switching losses in two level inverter for low power applications," in *Proc. Annu. IEEE India Conf. (INDICON)*, Mumbai, Dec. 2013, pp. 1–6.
- <span id="page-9-17"></span>[\[18\]](#page-0-8) R. A. Guillermo, M. A. Valenzuela, M. D. Weaver, and R. D. Lorenz, "The impact of switching frequency on PWM AC drive efficiency," in *Proc. IEEE Pulp, Paper Forest Industries Conf. (PPFIC)*, Austin, TX, USA, Jun. 2016, pp. 153–163.
- <span id="page-9-18"></span>[\[19\]](#page-0-9) S. Mukherjee, S. K. Giri, S. Kundu, and S. Banerjee, "A generalized discontinuous PWM scheme for three-level NPC traction inverter with minimum switching loss for electric vehicles," *IEEE Trans. Ind. Appl.*, vol. 55, no. 1, pp. 516–528, Jan. 2019.
- <span id="page-9-19"></span>[\[20\]](#page-1-5) A. de Paula Dias Queiroz, C. B. Jacobina, A. C. N. Maia, V. F. M. B. Melo, and I. da Silva, "Investigation of a single-phase multilevel inverter based on series/parallel-connected H-bridges," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 4707–4716, Sep. 2018.
- <span id="page-9-21"></span>[\[21\]](#page-1-6) M. Malinowski, K. Gopakumar, J. Rodríguez, and M. A. Pérez, "A survey on cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.
- <span id="page-9-22"></span>[\[22\]](#page-2-5) N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electronics Converters, Applications, and Designs*, 3rd ed. Hoboken, NJ, USA: Wiley, 2003.
- <span id="page-9-23"></span>[\[23\]](#page-2-6) X. Ye, C. Chen, Y. Wang, G. Zhai, and G. J. Vachtsevanos, "Online condition monitoring of power MOSFET gate oxide degradation based on Miller platform voltage," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4776–4784, Aug. 2017.
- <span id="page-9-24"></span>[\[24\]](#page-2-7) "Half-bridge MOSFET switch-EMC," Nexperia, Nijmegen, The Netherlands, Appl. Note AN90011, 2020. [Online]. Available: https://assets.nexperia.com/documents/application-note/AN90011.pdf
- <span id="page-9-25"></span>[\[25\]](#page-3-6) *NGTB30N120LWG*. Accessed: Jan. 10, 2022. [Online]. Available: https://www.onsemi.com/pdf/datasheet/0l-d.pdf
- <span id="page-9-26"></span>[\[26\]](#page-3-7) *STB120NF10T4*. Accessed: Jan. 24, 2023. [Online]. Available: https://www.st.com/en/power-transistors/stb120nf10t4.html
- <span id="page-9-27"></span>[\[27\]](#page-3-8) G. Li et al., "A simplified IGBT behavioral model with a tail current module for switching losses estimation," in *Proc. IEEE 18th Workshop Control Model. Power Electron. (COMPEL)*, Stanford, CA, USA, Jul. 2017, pp. 1–6.
- <span id="page-9-28"></span>[\[28\]](#page-3-9) D. Czarkowski and M. K. Kazimierczuk, "Energy-conservation approach to modeling PWM DC–DC converters," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 29, no. 3, pp. 1059–1063, Jul. 1993.
- <span id="page-9-29"></span>[\[29\]](#page-3-9) M. K. Kazimierczuk, *Pulse-Width Modulated DC–DC Power Converters*, 2nd ed. Chichester, U.K.: Wiley, 2016.
- <span id="page-9-30"></span>[\[30\]](#page-6-6) A. Ghosh, C. N. M. Ho, J. Prendergast, and Y. Xu, "Conceptual design and demonstration of an automatic system for extracting switching loss and creating data library of power semiconductors," *IEEE Open J. Power Electron.*, vol. 1, pp. 431–444, 2020.
- <span id="page-10-0"></span>[\[31\]](#page-6-6) Z. Zhang, B. Guo, F. Wang, E. A. Jones, L. M. Tolbert, and B. J. Blalock, "Methodology for wide band-gap device dynamic characterization," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9307–9318, Dec. 2017.
- <span id="page-10-1"></span>[\[32\]](#page-6-7) *DigiPower srl*. Accessed: Apr. 16, 2023. [Online]. Available: https://www.digipower.it
- <span id="page-10-2"></span>[\[33\]](#page-6-8) *STTH6012*. Accessed: Jan. 10, 2022. [Online]. Available: https://www.st.com/resource/en/datasheet/stth6012.pdf
- <span id="page-10-3"></span>[\[34\]](#page-6-9) Z. Zhang, B. Guo, and F. Wang, "Evaluation of switching loss contributed by parasitic ringing for fast switching wide band-gap devices," *IEEE Trans. Power Electron.*, vol. 34, no. 9, pp. 9082–9094, Sep. 2019.
- <span id="page-10-4"></span>[\[35\]](#page-8-6) Y. Ren, M. Xu, J. Zhou, and F. C. Lee, "Analytical loss model of power MOSFET," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 310–319, Mar. 2006.
- <span id="page-10-5"></span>[\[36\]](#page-8-6) Z. Zeng, J. Wang, L. Wang, Y. Yu, and K. Ou, "Inaccurate switching loss measurement of SiC MOSFET caused by probes: Modelization, characterization, and validation," *IEEE Trans. Instrum. Meas.*, vol. 70, pp. 1–14, 2021.



Sobhan Mohamadian (Member, IEEE) received the B.Sc. and Ph.D. degrees in electrical engineering from the Iran University of Science and Technology (IUST), Tehran, Iran, in 2007 and 2016, respectively.

From February 2014 to March 2015, he was a Visiting Scholar at the University of Trieste, Trieste, Italy, where he worked on research projects regarding high-power motor drives and multiphase machine modeling and analysis. In 2016, he joined the University of Damghan, Damghan, Iran, where

he was an Assistant Professor. From January 2022, he is working with the University of L'aquila as an Assistant Professor conducting research plans on power electronics converters, renewable energy systems, and electrical machine drives.



Mohammad Modarres received the Ph.D. degree (cum laude) in electrical engineering from the Politecnico di Turin, Turin, Italy, in 2017.

From 2012 to 2014, he was with the Research Group of Energy Conversion Systems, Hanyang University, Seoul, South Korea. He was a Post-Doctoral Researcher with the Italian National Measurement Institute of Metrological Research (INRiM), Turin, from 2017 to 2019. Since 2019, he has been working in the automotive industry on different power electronics converters. His current

research interests include power converter designs and electrical motor drives. Dr. Modarres received the Ph.D. Quality Award from the Department of Electronics and Telecommunications, Politecnico di Turin.



Francesco Simonetti (Student Member, IEEE) received the master's degree in control systems and computer engineering from the University of L'Aquila, L'Aquila, Italy, in 2020, where he is currently pursuing the Ph.D. degree with the Department of Information Engineering, Computer Science and Mathematics.

His current research interests include optimal control, model predictive control, and machine learning techniques applied to power converters and drives with special emphasis on their use with multilevel converters.



Carlo Cecati (Fellow, IEEE) received the Dr.Ing. degree in electrotechnical engineering from the University of L'Aquila, L'Aquila, Italy, in 1983.

Since 2006, he has been a Professor with the University of L'Aquila. From 2015 to 2017, he was a Distinguished Professor high-level foreign expert of "Recruitment Program of Global Experts" (1000 Talents Plan) with the Harbin Institute of Technology, Harbin, China. His primarily research interests include power electronics, distributed generation, e-transportation, and smart grids.

Prof. Cecati was a corecipient of the 2012 and the 2013 Best Paper Award from the IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, the 2012 Best Paper Award from the *IEEE Industrial Electronics Magazine*, and the 2019 Outstanding Paper Award from the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS. He received the Antony J. Hornfeck Award from the IEEE Industrial Electronics Society, in 2017, the title of "Commander of the Republic of Italy" from the President of the Republic of Italy, in 2019, and the Eugene Mittlemann Achievement Award from the IEEE, in 2021. He is the Chief Technical Officer at DigiPower Ltd., a Research and Development Company active in the field of power electronics. He has been a Coeditor-in-Chief and the Editor-in-Chief of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS from 2010 to 2012 and 2013 to 2015, respectively.