

Received 9 May 2022; revised 15 June 2022; accepted 4 July 2022. Date of publication 6 July 2022; date of current version 14 July 2022.
The review of this article was arranged by Editor M. T. A. Rahimo.

Digital Object Identifier 10.1109/JEDS.2022.3188938

Schottky-Embedded Isolation Ring to Improve Latch-Up Immunity Between HV and LV Circuits in a 0.18 μm BCD Technology

ZI-HONG JIANG AND MING-DOU KER¹ (Fellow, IEEE)

Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu 300, Taiwan

CORRESPONDING AUTHOR: M.-D. KER (e-mail: mdker@iee.org)

This work was supported in part by the "Center for Neuromodulation Medical Electronics Systems" from The Featured Areas Research Center Program within the framework of the Higher Education Sprout Project by the Ministry of Education (MOE) in Taiwan, and in part by the Ministry of Science and Technology (MOST), Taiwan, under Contract MOST 109-2221-E-009-100-MY3, Contract MOST 111-2321-B-A49-002, and Contract MOST 110-2622-8-009-017-TP1.

ABSTRACT As the high-voltage (HV) and low-voltage (LV) circuits are integrated together in a common silicon substrate, the parasitic latch-up path between neighboring HV and LV circuits with limited spacing in layout would be triggered into latch-up state to cause unrecoverable failure in the chip. In this work, the isolation ring of HV n-well (HVNW) / N-buried layer (NBL) with Schottky-embedded junction to overcome the lateral HV-to-LV latch-up path was proposed and verified in a 0.18 μm HV bipolar-CMOS-DMOS (BCD) technology. From the experiment results of the proposed Schottky-embedded isolation ring, the holding voltage (V_h) in the lateral HV-to-LV parasitic latch-up path can be increased to be greater than the voltage difference between the different power supplies of the neighboring HV and LV circuits. Furthermore, the layout spacing between the neighboring HV and LV circuits can be significantly reduced to save chip area. The proposed Schottky-embedded isolation ring is a cost-effective solution to provide good latch-up immunity among the HV-to-LV circuit blocks with a short layout distance.

INDEX TERMS Holding voltage, HV n-well (HVNW), isolation ring, Latch-up, N-buried layer (NBL), Schottky embedded junction.

I. INTRODUCTION

With the development of CMOS processes, high-voltage (HV) and low-voltage (LV) circuits have been integrated together on a single chip to achieve better efficiency for complex circuit applications. With mixed-voltage circuits integrated on a chip, the parasitic lateral latch-up path was formed between the neighboring HV-to-LV circuit blocks [1]–[3]. When such a parasitic latch-up path was triggered on by external overshooting or undershooting transient noises, it would cause serious burned-out failure located between the HV-to-LV circuit blocks in the chip.

Latch-up issue is one of the essential reliability challenges in CMOS IC products [4], [5]. A variety of techniques had been reported to prevent latch-up issue, including process optimization, modified layout structure, widening the spacing between two power supply regions, etc. [6]–[8]. In order to prevent the latch-up issue in the LV circuit blocks that was triggered by the latch-up current test (I test) applied at the

HV pins, the additional guard ring structure formed by the N-buried layer (NBL) with HV n-well (HVNW) was used to isolate the whole LV circuit blocks from the common p-type substrate. Therefore, the latch-up issue inside the LV circuit blocks near to the HV I/O pins can have a higher latch-up immunity. But, the chip still suffered the latch-up issue between the neighboring HV and LV circuits [2], [9], regardless of the guard ring being added.

As shown in Fig. 1, the parasitic p-n-p-n paths existed not only between the HV PNP ESD device and HV circuit block, but also between the HV PNP ESD device and LV circuit block. For the HV device applications in the BCD process, the N-buried layer (NBL) with HV N-well (HVNW) will be often biased with the different voltages in the HV and LV circuit blocks. The abnormal latch-up path between the adjacent HV and LV circuit blocks was formed by the HV (36V) PNP ESD device at the VCC pin to the guard ring formed by the NBL/HVNW that biased at VDDE of




FIGURE 1. The latch-up path between adjacent lateral HV-to-LV circuit blocks with different power suppliers in a single silicon chip.

5V. This NBL/HVNW biased at VDDE was used to surround the whole LV circuit block with VDDI of 3.3V in our IC applications. A high latch-up risk from VCC (with the 36V PNP ESD device) and VDDE (to bias the isolation ring of HVNW/NBL) was found in such a mixed-voltage chip layout, if the layout distance between them was not wide enough.

The layout spacing from the HVNW in the HV circuit blocks to the HVNW/NBL of the additional guard ring structure must be separated by a large distance to prevent the parasitic latch-up path between neighboring HV and LV circuit blocks. A typical wider spacing was specified as $\sim 60 \mu\text{m}$ by the foundry in a $0.18\mu\text{m}$ HV bipolar-CMOS-DMOS (BCD) technology, which can provide different devices with the operating voltages from 1.8V to 45V.

Recently, the Schottky junction realized in CMOS process were reported to improve the latch-up immunity [10], [11], or to increase the holding voltage of the SCR device for on-chip ESD protection [12]. In this work, the isolation ring of HVNW/NBL with Schottky-embedded junction is proposed to improve latch-up immunity between the adjacent HV and LV circuit blocks. By connecting the isolation ring of HVNW/NBL through the Schottky junction to VDDE, the holding voltage of the abnormal latch-up path between VCC (with the PNP ESD device) and VDDE (to bias the isolation ring of HVNW/NBL) can be greater than the voltage difference between them. Thus, the separation spacing between these two HVNWs, as specified in the design rules by foundry, can be significantly reduced to save layout area in the chip.

A test chip to verify the effectiveness of the proposed Schottky-embedded isolation ring for latch-up prevention between HV and LV circuits has been drawn and fabricated in a $0.18\mu\text{m}$ BCD process. The dc curve tracer (Tek370B) is used to verify the holding voltage of the latch-up path.




FIGURE 2. Device cross-sectional view of the isolated 36V PNP ESD device.




FIGURE 3. TLP-measured I-V characteristic of the isolated 36V PNP ESD device under positive emitter-to-collector TLP stress.

In addition, the latch-up current-trigger test is performed to verify the latch-up immunity, as comparing to the reference design.

II. HV PNP ESD DEVICE AND SCHOTTKY BARRIER DIODE

To investigate the effectiveness of the proposed Schottky-embedded isolation ring for latch-up prevention, several devices are studied and measured from the silicon chip in the first step, including the 36V HV PNP ESD device and the 16-V Schottky barrier diode (SBD) provided by the foundry in a $0.18\mu\text{m}$ HV BCD technology. The PNP BJT device with non-snapback I-V behavior had been provided by foundry as on-chip ESD protection device for high-voltage applications, especially to protect the high-voltage power pin without latch-up danger in itself [13]. The cross-sectional view of an isolated 36V HV PNP ESD device is shown in Fig. 2 with total 6 fingers, in which each finger is drawn with a channel width of $120 \mu\text{m}$ and a channel length of $3 \mu\text{m}$. The TLP-measured I-V characteristic of the isolated 36V HV PNP ESD device under positive emitter(E)-to-collector(C) TLP stress is shown in Fig. 3, where the turn-on voltage (V_{t1}), holding voltage (V_h), and the second breakdown current (I_{t2}) of this HV PNP ESD device are 36 V, 35 V, and ~ 2.0 A, respectively.




FIGURE 4. The cross-sectional view of the stand-alone 16-V Schottky barrier diode (SBD).




FIGURE 5. The measured dc I-V characteristic of the stand-alone SBD device under (a) forward-biased condition, and (b) reverse-biased condition.

The cross-sectional view of a stand-alone 16-V Schottky barrier diode (SBD) is shown in Fig. 4. The Schottky junction which connected to the anode port must be surrounded by the guard ring of SH_P layer (a shallow P-well with light doping for high-voltage devices), as specified by design rules, to support the desired junction breakdown voltage and device reliability [14]. By following the layout guidance and




FIGURE 6. The cross-sectional view of the PNP cell, which was used to present the parasitic p-n-p-n path inside the LV internal circuits.

design rules from foundry, a stand-alone 16-V Schottky barrier diode (SBD) has been fabricated in the given $0.18\mu\text{m}$ BCD process. The measured dc I-V characteristic of this stand-alone SBD device is shown in Fig. 5, where the forward cut-in voltage (VF) is about 0.35 V and the reversed breakdown voltage (VR) is around 31 V. This 16-V SBD will be further embedded into the isolation ring to increase the holding voltage of the abnormal latch-up path between VCC (with the PNP ESD device) and VDDE (to bias the isolation ring of HVNW/NBL) for latch-up prevention.

III. LATCH-UP TEST STRUCTURES

The parasitic p-n-p-n path inside the LV internal circuits would be triggered on to cause latch-up issue, when the trigger current is applied to the LV or HV I/O pins in the IC products [15], [16]. To verify such parasitic p-n-p-n path inside the LV internal circuits, a simple structure of PNP cell is shown in Fig. 6 with the anode-to-cathode spacing of $1.5\mu\text{m}$ in layout, which is drawn by considering the parasitic p-n-p-n path in the CMOS inverter cell (a typical logic gate) of a cell library provided by foundry. This simplified PNP cell, which used to present the parasitic p-n-p-n path inside the LV internal circuits, is placed in parallel and near to the I/O pin for latch-up I-test verification.

To study the abnormal latch-up path between the adjacent HV and LV circuit blocks, three test structures (A1, A2, and A3) are arranged in the following and listed in Table 1. The PNP cell located in the internal circuits would be triggered on to cause latch-up issue inside the internal circuits, when the latch-up trigger current is injected into the substrate from the I/O pin under the latch-up current test (I test). The test structure A1 is drawn to verify such a latch-up event, as shown in Fig. 7(a), where a VCC pin with the HV PNP ESD device is placed near to the LV internal circuits. The simple PNP cell is used to present the parasitic p-n-p-n path in the LV internal circuits. The additional guard rings (N+/LVNW and P+) are added between the HV PNP ESD device and the PNP cell of LV internal circuits. For injecting the latch-up trigger current into the p-type substrate to verify latch-up immunity, the additional P+ diffusion is placed in the p-type substrate and connected out to an external pin as the trigger node.

To avoid the internal latch-up issue triggering by the I/O pin under the latch-up I test, an isolation ring formed by




FIGURE 7. Test structures A1, A2, and A3 are drawn with the isolated 36V PNP ESD device along with (a) LV internal circuit with double guard ring, (b) LV internal circuit with isolation ring HVNW/NBL, and (c) LV internal circuit with Schottky embedded isolation ring, respectively.

TABLE 1. Combinations of latch-up test structures.

Test Structure	HV device	LV device	Guard Ring Style
A1	HV PNP ESD device	PNPN cell	N+/LVNW and P+
A2	HV PNP ESD device	PNPN cell	Isolation ring of NBL with HVNW
A3	HV PNP ESD device	PNPN cell	Schottky-embedded isolation ring of NBL with HVNW

the N-buried layer (NBL) with HV N-well (HVNW) was used to surround the whole LV internal circuits. Therefore, the PNPN cell of the LV internal circuits is isolated from

the p-type substrate. The latch-up trigger current applied at the I/O pin will inject into the p-type substrate, but the injecting trigger current is isolated from LV internal circuits by the isolation ring of NBL with HVNW. Thus, the latch-up immunity of LV internal circuits against the latch-up I test applied at the I/O pins can be significantly improved. However, the isolation ring of NBL with HVNW has much deeper junction into the p-type substrate. When this isolation ring of N-buried layer (NBL) with HV N-well (HVNW) biased at VDDE is placed near to the HV PMOS (or P-type ESD device) biased at VCC, there is another extra latch-up path built from the VCC-biased P+ to the VDDE-biased NBL to cause the cross-domain latch-up event between VCC and VDDE [17].

TABLE 2. The spacing in each test structure.

Test Structure	S1 (μm)	S2 (μm)	S3* (μm)	S4 (μm)
A1	40	36	20	16.5
A2	40	30.5	14.5	8.5
A3	40	30.5	14.5	8.5

*S3 is the spacing between two adjacent HVNWs, which was originally given of ~60 μm.

The test structure A2 is therefore drawn to verify such a cross-domain latch-up event, as shown in Fig. 7(b), where a VCC pin with the HV PNP ESD device is placed near to the LV internal circuits that is surrounded by isolation ring of N-buried layer (NBL) with HV N-well (HVNW). To verify latch-up immunity, the additional P+ diffusion is also placed in the p-type substrate and connected out to an external pin as the trigger node. When the trigger current is injected into the p-type substrate, the cross-domain latch-up path between VCC and VDDE, as well as the latch-up path inside the LV internal circuits, will be monitored to judge the latch-up occurrence. The spacing S1 in A2 test structure is kept the same as that of A1 for comparison.

To overcome the possible latch-up occurrence in the test structures A1 and A2, the simple way is to enlarge the distance between the HV PNP ESD device and the LV internal circuits in layout. For example, the spacing S3 between two HVNWs was specified to be greater than 58 μm in the given design rules by foundry. With the enlarged distance, the latch-up immunity can be improved with the penalty of cost increase (chip area). In this work, the spacing S3 is especially shortened in the layout of test structures to seek its impact on latch-up immunity, as listed in Table 2. The spacing S1 between the HV PNP ESD device and the LV internal circuits (simplified by the PNP cell) among the test structures is kept the same of 40 μm.

To overcome the extra cross-domain latch-up path built from the VCC-biased P+ to the VDDE-biased NBL/HVNW, a Schottky junction is used to connect the isolation ring of NBL with HVNW to the VDDE. The test structure A3 with the proposed Schottky-embedded isolation ring is shown in Fig. 7(c), where a VCC pin with the HV PNP ESD device is placed near to the LV internal circuits that is surrounded by isolation ring of N-buried layer (NBL) with HV N-well (HVNW). As comparing to the test structure A2, a Schottky junction is used to connect the isolation ring (NBL with HVNW) in the test structure A3. The 16-V Schottky barrier diode (SBD) described in Section II is adopted to bias the isolation ring of NBL with HVNW to VDDE. A P+ diffusion is also placed in the p-type substrate and connected out to an external pin as the trigger node. The spacing S1 is kept the same of 40 μm for comparison under latch-up I test.




FIGURE 8. Setup to measure the latch-up DC I-V characteristics of LV internal circuit (presented by PNP cell) of (a) the test structures A1, and (b) the test structures A2 and A3.

IV. EXPERIMENTAL RESULTS

The aforementioned three test structures (A1 ~ A3) were fabricated in a 0.18μm HV bipolar-CMOS-DMOS (BCD) process with the 36V PNP ESD device, 16-V Schottky barrier diode, and the PNP cell. Under latch-up test, VCC is biased at 36 V, VDDE is biased at 5 V, and VDDI is biased at 3.3 V.

A. DC I-V CURVES

To investigate the latch-up characteristics of the test. To investigate the latch-up characteristics of the test structures, the dc I-V curves of latch-up paths are measured by dc curve tracer (Tek370B) at room temperature (25 °C).

As shown in Fig. 8 with the measurement setups for the latch-up DC I-V characteristics for LV internal circuits, the collector (C) of curve tracer is applied to the VDDI node, the ground (E) is applied to the GND node. The dc I-V curves of all LV internal circuits (presented by the PNP cell) in the test structures are measured by tracing anode-to-cathode from VDDI to GND, and the measured results are shown in Fig. 9. According to Fig. 9, the holding voltage (Vh) values of the LV internal circuits in the test structures A1, A2, and A3 are 1.02, 1.18, and 1.2 V, respectively. Moreover, the turn-on voltage (Vt1) in the test structure A2/A3 is higher than that of test structure A1, because the PNP cell in the test structure A2/A3 is surrounded by the deep p-well (DPW) with NBL/HVNW. Since the holding voltage is only 1.02 ~1.2 V, a large current will be conducted through the p-n-p-n path when latch-up happens under 3.3-V power supply. The occurrence of latch-up event can be observed by monitoring the current or voltage at VDDI.

The cross-domain HV-to-LV latch-up path from VCC to VDDE in the test structure A2 (A3) has been indicated in Fig. 7(b) [Fig. 7(c)]. The measurement setups to find DC I-V characteristics of latch-up path from VCC to VDDE are




FIGURE 9. The measured DC I-V characteristics of the PNP cell (LV internal circuits) in the test structures A1, A2, and A3.






FIGURE 10. Measurement setups to find DC I-V characteristics of latch-up path from VCC to VDDE in (a) the test structure A2, and (b) the test structure A3.

shown in Figs. 10 (a) and 10(b), respectively. The collector supply of curve tracer is applied to the VCC pin of HV PNP ESD, and the ground is applied to the VDDE node. The measured DC I-V results of the HV-to-LV latch-up paths among the structures A2 and A3 are shown in Figs. 11 (a) and 11(b), respectively. From the measured results in Fig. 11(a), the holding voltage (V_h) of the test structure A2 is ~ 6.72 V, which is lower than 31 V (36 V - 5 V) of the voltage difference between VCC and VDDE. Based on the latch-up criterion, there will be a latch-up risk as long as the V_h of the test structure is below the voltage difference between VCC and VDDE. As shown in Fig. 11(b), the V_h of HV-to-LV latch-up path in the test structure A3 is 40 V, which is greater than the voltage difference between VCC (36V) and VDDE (5V). With the Schottky junction embedded into the isolation ring of NBL/HVNW in the test structure A3, the holding voltage of HV-to-LV latch-up path has been increased from 6.72 V to 40 V. With a V_h greater than the



(a)



(b)

FIGURE 11. The measured DC I-V characteristics of the HV-to-LV latch-up paths from VCC to VDDE in (a) the test structures A2, and (b) the test structures A3.

voltage difference between VCC and VDDE, the HV-to-LV latch-up occurrence in the test structure A3 can be fully avoided by the proposed Schottky-embedded isolation ring.

B. LATCH-UP CURRENT-TRIGGER TEST

Although the latch-up issue among these test structures can be evaluated from the measured dc I-V curves, the JEDEC standard (JESD78E) latch-up current-trigger test is referred to further validate their latch-up immunity at room temperature (25°C) [18].

Fig. 12 shows the measurement setup of the JEDEC latch-up I test applied to the test structures. A positive trigger current with a typical pulse width of 10 ms is directly applied into the p-substrate via the additional P_{+sub} trigger pin that was especially drawn in the test structures. The cross-domain HV-to-LV latch-up path between VCC pin and VDDE, and the latch-up path in the LV internal circuits, will be monitored by an oscilloscope to judge the latch-up occurrence. Furthermore, among Fig. 12(a) ~ Fig. 12(c), the power sources of VCC (36V), VDDE (5V), and VDDI (3.3V) are in series with series resistances of $5\ \Omega$, $10\ \Omega$, and $50\ \Omega$, respectively, to avoid the test structures being burned




FIGURE 12. Measurement setup of the latch-up I test applied to (a) the test structure A1, (b) the test structure A2, and (c) the test structure A3, with HV PNP ESD device and the LV internal circuit, where the positive trigger current is applied to the P+_{-sub} trigger node.

out if latch-up path was triggered on during the latch-up I test.

Fig. 12 (a) shows that a positive current pulse is applied to the P+ trigger node to inject the trigger current into the p-substrate. The corresponding voltage waveforms on the test structure A1 under the positive latch-up I test of 18 mA and 19 mA, are shown in Figs. 13(a) and 13(b), respectively. In Fig. 13(a), the voltage waveforms of VCC and VDDI are still kept the same before and after the trigger current of 18 mA was applied. This implies that no latch-up occurrence in the test structure A1 under such a latch-up I test of 18 mA. However, the parasitic latch-up path of LV internal circuit in the test structure A1 was triggered on by the trigger current of 19 mA, as the voltage at VDDI is clamped down to ~1.1 V in Fig. 13(b). The clamped voltage of ~1.1 V on VDDI is corresponding to the holding voltage of the p-n-p-n path in the internal circuits as measured in Fig. 9. After that, a huge leakage current is detected from VDDI to GND.

Figs. 12 (b) and 12(c) show the test structures A2 and A3 with a positive current pulse applied to the P+_{-sub} trigger node. The corresponding time-domain voltage and current waveforms on the test structure A2 are shown in Figs. 14(a) and 14(b), after the injection of 45-mA and 50-mA current pulses, respectively. In Fig. 14(a), the voltage waveforms of VCC, VDDE, and VDDI are still kept the same before and after the trigger current of 45 mA was applied. This implies that no latch-up occurrence in the test structure A2 under such a latch-up I test of 45 mA. As comparing to the test




FIGURE 13. Measured time-domain voltage and current waveforms on the test structure A1 with VCC at 36 V and VDDI of 3.3V under the positive latch-up I test of (a) 18 mA, and (b) 19 mA.

results in Fig. 13(b), the latch-up immunity of the internal circuits is really improved by the isolation ring of NBL with HVNW.

In Fig. 14(b), after the latch-up I test of 50 mA, the voltage waveform of VCC was dropped down and kept at ~6.8 V, as well as the voltage waveform of VDDE was also changed strangely. But, the voltage waveform on VDDI in Fig. 14(b) is still kept the same before and after the latch-up I test of 50 mA. From those observed voltage waveforms, the latch-up path of LV internal circuits in the test structure was not triggered on, but the HV-to-LV latch-up path between VCC pin and VDDE was triggered on by the trigger current of 50 mA.

On the other hand, with the measurement setup shown in Fig. 12 (c), which is the same as that in Fig. 12(b), the measured time-domain waveforms on the test structure A3 are shown in Fig. 15 with a latch-up I test of even up to 150 mA. As shown in Fig. 15, the voltage waveforms on VCC, VDDE, and VDDI in the test structure A3 is stably kept at 36 V, 5 V, and 3.3 V, respectively, after the latch-up I-test of 150 mA. This implies that neither latch-up occurrence in HV-to-LV latch-up path, nor latch-up occurrence in LV internal circuits, happened in the test structure A3. The latch-up immunity of cross-domain HV-to-LV latch-up path and the latch-up path in LV internal circuits can be significantly improved by the proposed Schottky-embedded isolation ring as that drawn in Fig. 7(c).




FIGURE 14. Measured time-domain voltage and current waveforms on the test structure A2 with VCC at 36 V, VDDE at 5V, and VDDI of 3.3V under the positive latch-up I test of (a) 45 mA, and (b) 50 mA.




FIGURE 15. Measured time-domain voltage and current waveforms on the test structure A3 with VCC at 36 V, VDDE at 5 V, and VDDI of 3.3V under the positive latch-up I test of 150 mA.

From the experimental results, the Schottky-embedded junction (connecting the isolation ring of NBL with HVNW to VDDE) can significantly improve latch-up immunity of the test structure A3 by increasing the holding voltage of the parasitic latch-up path, but without enlarging the layout spacing between the HV PNP ESD device and the LV internal circuits.

V. CONCLUSION

The Schottky-embedded isolation ring for latch-up prevention between HV and LV circuits has been fabricated and investigated in a 0.18 μm BCD process. By using the Schottky junction to connect the isolation ring of NBL with HVNW, the holding voltage of the parasitic p-n-p-n path can be increased greater than the voltage difference between the power supplies of HV circuits and LV internal circuits. Therefore, the cross-domain HV-to-LV latch-up path and the latch-up path in LV internal circuits can be significantly improved by the proposed Schottky-embedded isolation ring. The Schottky junction can be directly embedded onto the HVNW/BNL isolation ring without increasing the layout spacing between HV and LV blocks. The realization of Schottky junction is fully process-compatible in the given 0.18- μm HV BCD process by the foundry. The proposed Schottky-embedded NBL/HVNW isolation ring is an excellent and useful solution for latch-up prevention in the mixed-voltage CMOS ICs with the HV and LV circuit blocks integrated together in a compacted chip layout.

REFERENCES

- [1] Y. Huh *et al.*, "Chip level layout and bias considerations for preventing neighboring I/O cell interaction-induced latch-up and inter-power supply latch-up in advanced CMOS technologies," in *Proc. EOS/ESD Symp.*, 2005, pp. 100–107.
- [2] C.-T. Dai, M.-D. Ker, Y.-N. Jou, S.-C. Huang, G.-L. Lin, and J.-H. Lee, "Study on latchup path between HV-LDMOS and LV-CMOS in a 0.16- μm 30-V/1.8-V BCD technology," in *Proc. EOS/ESD Symp.*, 2018, pp. 1–6, doi: [10.23919/EOS/ESD.2018.8509772](https://doi.org/10.23919/EOS/ESD.2018.8509772).
- [3] C.-C. Chen and M.-D. Ker, "Investigation on latch-up path between I/O PMOS and core PMOS in a 0.18- μm CMOS process," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2019, pp. 1–4, doi: [10.1109/IRPS.2019.8720563](https://doi.org/10.1109/IRPS.2019.8720563).
- [4] S. Voldman, *Latchup*. Hoboken, NJ, USA: Wiley, 2007.
- [5] M.-D. Ker and S.-F. Hsu, *Transient-Induced Latchup in CMOS Integrated Circuits*. Singapore: Wiley, 2009.
- [6] A. Q. Huang and G. A. J. Amarantunga, "The influence of an LIGBT on CMOS latch up in power integrated circuit," *IEEE Trans. Electron Devices*, vol. 42, no. 10, pp. 1873–1874, Oct. 1995, doi: [10.1109/16.464404](https://doi.org/10.1109/16.464404).
- [7] W. Sun, Y. Yi, H. Li, and L. Shi, "A novel latch-up protection for bulk-silicon scan driver ICs of shadow-mask plasma-display panel," *IEEE Electron Device Lett.*, vol. 28, no. 12, pp. 1135–1137, Dec. 2007, doi: [10.1109/LED.2007.909610](https://doi.org/10.1109/LED.2007.909610).
- [8] E. K. C. Tee *et al.*, "200V superjunction N-type lateral insulated-gate bipolar transistor with improved latch-up characteristics," *IEEE Trans. Electron Devices*, vol. 60, no. 4, pp. 1412–1415, Apr. 2013, doi: [10.1109/TED.2013.2246165](https://doi.org/10.1109/TED.2013.2246165).
- [9] C.-Y. Chen, J.-H. Lee, K. Nidhi, T.-Y. Bin, G.-L. Lin, and M.-D. Ker, "Study on the guard rings for latchup prevention between HV-PMOS and LV-PMOS in a 0.15- μm BCD process," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2021, pp. 1–4, doi: [10.1109/IRPS46558.2021.9405113](https://doi.org/10.1109/IRPS46558.2021.9405113).
- [10] J. W. Lee, Y. F. Chang, C. W. Hsu, T. C. Tsai, W. Y. Lin, and M. H. Song, "Novel isolation ring structure for latch-up and power efficiency improvement of smart power IC's," in *Proc. EOS/ESD Symp.*, 2013, pp. 1–5.
- [11] R.-K. Chang and M.-D. Ker, "Using Schottky barrier diode to improve latch-up immunity for CMOS ICs operating with negative voltage sources," *IEEE Electron Device Lett.*, vol. 42, no. 3, pp. 395–397, Mar. 2021, doi: [10.1109/LED.2021.3055212](https://doi.org/10.1109/LED.2021.3055212).
- [12] R.-K. Chang, B.-W. Peng, and M.-D. Ker, "Schottky-embedded silicon-controlled rectifier with high holding voltage realized in a 0.18- μm low-voltage CMOS process," *IEEE Trans. Electron Devices*, vol. 68, no. 4, pp. 1764–1771, Apr. 2021, doi: [10.1109/TED.2021.3059193](https://doi.org/10.1109/TED.2021.3059193).

- [13] M.-C. Chen, M.-D. Ker, Y.-N. Jou, and J.-H. Lee, "Optimization on on-chip surge protection device for USB type-C HV pins," in *Proc. IEEE 27th Int. Symp. Phys. Failure Anal. Integr. Circuits (IPFA)*, 2020, pp. 1–4, doi: [10.1109/IPFA49335.2020.9261023](https://doi.org/10.1109/IPFA49335.2020.9261023).
- [14] M. P. Lepselter and S. M. Sze, "Silicon Schottky barrier diode with near-ideal I-V characteristics," *Bell Syst. Tech. J.*, vol. 47, no. 2, pp. 195–208, Feb. 1968, doi: [10.1002/j.1538-7305.1968.tb00038.x](https://doi.org/10.1002/j.1538-7305.1968.tb00038.x).
- [15] M. D. Ker and W. Y. Lo, "Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology," *IEEE Trans. Semicond. Manuf.*, vol. 16, no. 2, pp. 319–334, May 2003, doi: [10.1109/TSM.2003.811885](https://doi.org/10.1109/TSM.2003.811885).
- [16] H.-W. Tsai and M.-D. Ker, "Layout consideration and circuit solution to prevent EOS failure induced by latchup test in a high-voltage integrated circuits," *IEEE Trans. Device Mater. Rel.*, vol. 14, no. 1, pp. 493–498, Mar. 2014, doi: [10.1109/TDMR.2012.2206391](https://doi.org/10.1109/TDMR.2012.2206391).
- [17] C.-Y. Chen, J.-H. Lee, K. Nidhi, T.-Y. Bin, G.-L. Lin, and M.-D. Ker, "NBL causing low latch-up immunity between HV-PMOS and LV-PNMOS in a 0.15- μm BCD process," in *Proc. EOS/ESD Symp.*, 2021, pp. 1–8, doi: [10.23919/EOS/ESD52038.2021.9574756](https://doi.org/10.23919/EOS/ESD52038.2021.9574756).
- [18] *IC Latch-Up Test*, JEDEC Solid State Technology Association, JEDEC Standard JESD78E, 2016.



ZI-HONG JIANG received the B.S. degree from the National Taiwan University of Science and Technology, Taipei, Taiwan. She is currently pursuing the Ph.D. degree on the topic of latch-up prevention in CMOS ICs with the Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan.



MING-DOU KER (Fellow, IEEE) received the Ph.D. degree from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 1993.

He is currently the Chair Professor with the Institute of Electronics, National Yang Ming Chiao Tung University (NYCU), where he is currently the Director of the Institute of Pioneer Semiconductor Innovation and the Biomedical Electronics Translational Research Center. In the technical field of reliability and quality design

for microelectronic circuits and systems, he has authored/coauthored over 600 technical papers in international journals and conferences. He has proposed many solutions to improve the reliability and quality of integrated circuits, which have been granted with hundreds of U.S. patents. He had been invited to teach and/or to consult the reliability and quality design by hundreds of design houses and semiconductor companies in the worldwide IC industry. Some of his inventions or designs had been widely used in the modern IC products and electronic systems. His current research interests include the reliability and quality design for nanoelectronics and gigascale systems, as well as the circuits and systems for biomedical applications. He had served as a member of the Technical Program Committee and the Session Chair of numerous international conferences for many years, including IEEE Symposium on VLSI Technology & Circuits, IEEE International Solid-State Circuits Conference, IEEE International Symposium on Circuits and Systems, and IEEE International Reliability Physics Symposium. He ever served as the Distinguished Lecturer in the IEEE Circuits and Systems Society from 2006 to 2007 and in the IEEE Electron Devices Society from 2008 to 2020. He ever served as an Associate Editor for IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS and IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, and a Guest Editor for *Frontiers in Neuroscience* on the research topic of microelectronic implants for central and peripheral nervous system. He was the Founding President of Taiwan ESD Association, the 3rd President of Taiwan Engineering Medicine Biology Association, and the Vice-President of IEEE Taipei Section. He is currently serving as the Editor of IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY and IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, and a Guest Editor for IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY on the special issue of "Electrostatic Discharge and Immunity—from IC to System."