

Received 9 February 2022; revised 23 March 2022 and 6 April 2022; accepted 7 April 2022. Date of publication 11 April 2022; date of current version 2 August 2022. The review of this article was arranged by Editor L. Hutin.

Digital Object Identifier 10.1109/JEDS.2022.3166449

Four-Terminal Ferroelectric Schottky Barrier Field Effect Transistors as Artificial Synapses for Neuromorphic Applications

FENGBEN XI^{1,2}, YI HAN^{1,2}, ANDREAS GRENMYR^{1,3}, DETLEV GRÜTZMACHER^{1,2} (Member, IEEE), AND QING-TAI ZHAO¹ (Member, IEEE)

¹ Peter Grünberg Institute (PGI 9) and JARA-Fundamentals of Future Information Technologies, Forschungszentrum Jülich GmbH, 52428 Jülich, Germany

² Faculty of Mathematics, Computer Science and Natural Sciences, RWTH Aachen University, 52074 Aachen, Germany

³ Faculty of Electrical Engineering and Information Technology, RWTH Aachen University, 52074, Aachen, Germany

CORRESPONDING AUTHOR: F. XI (e-mail: f.xi@fz-juelich.de)

This work was supported in part by the Federal Ministry of Education and Research (BMBF, Germany) through the Project NEUROTEC under Grant 16ME0398K, and in part by the Helmholtz Nano Facility (HNF) of Forschungszentrum Juelich.

ABSTRACT In this paper, artificial synapses based on four terminal ferroelectric Schottky barrier field effect transistors (FE-SBFETs) are experimentally demonstrated. The ferroelectric polarization switching dynamics gradually modulate the Schottky barriers, thus programming the device conductance by applying negative or positive pulses to imitate the excitation and inhibition behaviors of the biological synapse. The excitatory post-synaptic current can be modulated by the back-gate bias, enabling the reconfiguration of the weight profile with high speed of 20 ns and low energy (< 1 fJ/spike) consumption. Besides, the tunable long term potentiation and depression show high endurance and very small cycle-to-cycle variations. Based on the good linearity, high symmetry and large dynamic range of the synaptic weight updates, a high recognition accuracy (92.6%) is achieved for handwritten digits by multilayer perceptron artificial neural networks. These findings demonstrate FE-SBFET has high potential as an ideal synaptic component for the future intelligent neuromorphic network.

INDEX TERMS Ferroelectric polarization, FE-SBFET, HZO, neuromorphic, artificial synapse.

I. INTRODUCTION

Artificial neuromorphic system (ANS) has emerged as an alluring technology in the post-Moore era due to its high efficiency ability to complete cognitive tasks [1], [2]. An ANS using conventional CMOS technology requires numerous transistors to implement basic neuron functions, thus causing high cost and extra high power consumptions [3]–[5]. Non-volatile memories (NVM), like resistive random access memory (ReRAM) [6] and phase change memory (PCM) [7] based devices are very interesting candidates for neuron devices. However, the high variability, poor stability and high operation voltage are challenges for these devices [8], [9].

HfO₂ based ferroelectric materials have attracted a lot of attention due to their CMOS compatibility and scalability [4], [10]. Ferroelectric FETs (FeFETs) which use HfO₂ based ferroelectric layer as the gate oxide show very

promising neuron functions with high performance, and low power consumption [11], [12]. Compared with traditional FeFETs, the metal source/drain Schottky barrier (SB) MOSFET (SBFET) structure is very attractive to maintain the HfO₂ based ferroelectric properties due to its relatively low temperature processing which requires neither ion implantation nor thermal activation of source/drain contacts at high temperatures [13]–[17].

In our previous work [18], we reported a 3-terminal synapse based on ferroelectric SBFETs (FE-SBFETs), where homo-synaptic plasticity of artificial synapses was demonstrated. In this work, a 4-terminal synapse based on the FE-SBFET with a back gate is presented [19]. Emphasis is put on the impact of the back gate which acts as a modulatory neuron to tune the synapse functionalities generated by the top gate. Thus hetero-synaptic plasticity of the




FIGURE 1. (a) Schematic showing a 4-terminal FE-SBFET synapse, where the top gate and drain are used as the pre- and post-synaptic terminals. The back gate is the neuromodulator. (b) Key fabrication process flow for the FE-SBFET.

synapse can be achieved. The SB at source/drain and the channel potential are modulated by the ferroelectric polarization and the back gate, thus changing the carrier injection through the SB and the channel conductance of the device. The fabricated FE-SBFETs employing uniform single crystalline NiSi₂ SB contacts on silicon on insulator (SOI) and ferroelectric Hf_{0.5}Zr_{0.5}O₂ (HZO) film exhibit tunable excitatory post-synaptic current (EPSC) with high switching speed and low power consumption, paired-pulse facilitation (PPF), high symmetric conductance for long term potentiation and depression characteristics (LTP/LTD). Due to the good linearity, high symmetry and ON/OFF ratio, a high pattern recognition accuracy of 92.6% is achieved based on the simulation of a 3-layer multilayer perceptron (MLP) artificial neural network.

II. DEVICE FABRICATION

The device structure is schematically shown in Fig. 1(a), where the top gate and drain are used as the pre- and post-synaptic terminals while the back gate acts as a neuromodulator. The synapse utilizes ferroelectric partial polarization switching dynamics in thin HZO films while the neuromodulator bias gradually modulates the SB of the NiSi₂ to Si contacts and the channel conductance. The partial polarization switching of the ferroelectric by a negative voltage pulse on the top gate induces additional holes at NiSi₂/Si interface, causing SB thinning at the valence band. An increase of the number of pulses will strengthen the domain polarization, resulting in thinner SB and consequently more holes are injected through the SB. Therefore, gate voltage pulses can gradually program the conductance of the device. The neuromodulator bias is used to modulate the carrier density in the Si channel, realizing hetero-synaptic plasticity which can solve the positive feed-back loop problem in conventional homo-synapses [20], [21].

Devices were fabricated on an SOI substrate with a boron-doped ($\sim 10^{16}$ B/cm⁻³) 55nm thick top Si layer and a 145 nm thick buried SiO₂ layer (BOX). As shown in Fig. 1(b), after mesa definition single crystalline NiSi₂ layers were formed at source/drain regions using conventional self-aligned silicidation process at 800°C in forming gas atmosphere with a 3 nm Ni thin film [22]. After removal




FIGURE 2. (a) P-V characteristics of a 10 nm thick HZO layer measured with a TiN/HZO/NiSi₂ MFM capacitor. (b) Corresponding transient currents for this MFM capacitor.

of the excess Ni, a 10 nm thick HZO layer and a 40 nm thick TiN layer were deposited by ALD and sputtering, respectively, forming the gate stack. Tetrakis (ethylmethylamino) hafnium (TEMAHf), tetrakis (ethylmethylamino) zirconium (TEMAZr) are employed as precursors and water vapor as co-reactant for ALD deposition of HZO layers at 300°C. Then a rapid thermal annealing at 500°C in N₂ was performed to crystallize the HZO into the ferroelectric phase. The gate was defined by optical lithography and reactive ion etching. Meanwhile, metal-ferroelectric-metal (MFM) ferroelectric capacitors with TiN/HZO/NiSi₂ stack were also fabricated to characterize the ferroelectric properties of the HZO layer. The top gate of the device has 6 μm overlaps with the source/drain NiSi₂ contacts which provides larger SB contact area modulated by the ferroelectric polarization. As we showed in our previous paper [18] interfacial SiO₂ layers with a thickness of 1.7 nm were formed between the NiSi₂ and HZO, as well as between the Si channel and HZO layer. The fabricated device has a channel length of 10 μm between the two NiSi₂ layers. After deposition of a PECVD SiO₂ layer for passivation device contacts were metallized with Al after via opening. Finally, an Al layer was deposited on the back side of the substrate to be used as the back gate.

III. RESULTS AND DISCUSSION

A. I-V CHARACTERISTICS OF FE-SBFETS

The ferroelectricity of HZO is characterized using a TiN/10 nm HZO/NiSi₂ MFM capacitor. Fig. 2(a) and (b) show the typical polarization–voltage (P-V) ferroelectric hysteresis loops and corresponding transient currents of the MFM capacitor, respectively. The remanent polarization gradually increases by increasing the applied voltage, which means the polarization of the HZO ferroelectric layer can be effectively exploited by controlling the applied voltage. The polarization of the HZO layer depends strongly on the orthorhombic phases in the layer, which can be enhanced by the stress presented in the TiN layer during annealing [23]. As discussed in our previous paper [18], the stress-free NiSi₂ bottom electrode shows less reinforcement to form the orthorhombic phase in the HZO layer, thus causing weaker polarization in the TiN/HZO/NiSi₂ capacitor. This can be further enhanced by optimization of the top TiN layer thickness and annealing process.




FIGURE 3. (a) I_D - V_{GS} transfer characteristics at $V_{BG} = -5$ V, -1 V and $V_{DS} = -1$ V for an FE-SBFET, showing a clockwise hysteresis for p-FET and ambipolar switching behavior. (b) I_D - V_{DS} output curves of the corresponding device with varying V_{GS} from -1.0 to -2.0 V. (c) Memory window of the corresponding device with varying V_{BG} from -5 to 5 V. (d) Retention time by measuring the drain current at $V_{DS} = -1$ V of a FE-SBFET device after a gate pulse with an amplitude of -5 V with 100 ms pulse width, showing a long retention time.

The drain current (I_D) versus gate voltage (V_{GS}) transfer characteristics of a 4-terminal FE-SBFET are presented in Fig. 3(a) with dual sweeping of V_{GS} in forward and reverse directions at a drain voltage $V_{DS} = -1$ V and a back gate voltages $V_{BG} = -1.0$ and -5.0 V, respectively, showing a clearly clockwise hysteresis for the p-FET branch and the typical SB-MOSFET ambipolar behavior. Because of the p-type SOI layer and the higher Schottky barrier of NiSi₂ to electrons the n-FET branch shows a much higher threshold voltage and lower currents. Therefore, in this paper we mainly focus on the p-FET branch. However, the ambipolarity could contribute high off-currents. The ambipolarity could be suppressed by moderate doping of the SOI layer or using fully depleted (FD) SOI with ultra-thin body and BOX, where the improved electrostatic control can make the barrier thinner, and thus the onset voltage between p- and n-FET branch is larger. Comparison the I_D - V_{GS} characteristics at $V_{BG} = -1.0$ V and -5.0 V indicates that a higher negative V_{BG} increases both I_D and the memory window due to more electrostatic charges (here holes) introduced by higher negative back gate. The device shows an ON/OFF current ratio of 1×10^4 and a memory window of 0.7 V at $V_{BG} = -5$ V. The output characteristics I_{DS} - V_{DS} for the corresponding FE-SBFET are shown in Fig. 3(b) with V_{GS} sweeping from -1.0 to -2.0 V. Compared to the results shown in [18] without back gate, a $V_{BG} = -5$ V suppresses the super-linear behavior in the I_D - V_{DS} characteristics because more electrostatic charges are created by the back-gate and thus reduces the effective SB at source/drain. As shown in Fig. 3(c), the memory window of the FE-SBFET slightly decreases with increasing V_{BG} from -5 to




FIGURE 4. (a) EPSC generated by the gate spike with an identical duration time (1μ s) and various potentiating amplitudes V_{AM} ranging from -1 to -2 V measured at $V_{DS} = -0.15$ V and $V_{BG} = -5$ V. (b) Dependence of EPSC on the neuromodulator voltage V_{BG} , showing synaptic modulations. The inset in Fig. 4(b) is the zoom of the EPSC peaks, showing clearly the modulation of V_{BG} .

5 V. Fig. 3(d) shows the retention behavior by measuring the drain current of the FE-SBFET device at $V_{DS} = 1$ V after applying a gate pulse of -5 V/ 100 ms, demonstrating a long retention time. The FE-SBFETs presented in this paper benefits from much easier process to avoid high thermal budget which could degrade the ferroelectric layer and the ferroelectric/Si channel interface. One of the drawbacks of our device compared with the FDSOI FeFET as reported in [24] is the lower ON/OFF current ratio and the smaller memory window due to the ambipolar switching and the weaker controllability of both the top and back gates. FE-SBFETs on FDSOI substrates are under processing.

B. SYNAPSE CHARACTERISTICS

To exploit synaptic functionalities, the top gate and drain terminals act as connections of the pre- and post- synaptic neurons, respectively. The back gate is used as the neuromodulator. Postsynaptic currents triggered by presynaptic spikes from the top gate terminal correspond to EPSC, which can measure the synaptic strength. The EPSC response of an FE-SBFET based synapse is characterized by measuring the transient drain currents at a fixed $V_{DS} = -0.15$ V, $V_{BG} = -5$ V for a voltage pulse stimulus on the top gate as shown in Fig. 4(a), which is generated by a single presynaptic spike with different pulse amplitudes V_{AM} ranging from -1.0 to -2.0 V and a pulse width = 1μ s. The back-gate tunable channel carrier density resembles the information transmission in biological synapses. By applying an external stimulus of back gate voltage, the synapse weight is tuned by modulating the connection strength between neurons (the hole density in the device), in other words, the synaptic plasticity. The dependence of EPSC on the neuromodulator voltage V_{BG} is depicted in Fig. 4(b) with V_{BG} varying from -5 to 5 V, showing synaptic weight modulation abilities.

Fig. 5(a) displays the EPSC response recorded at $V_{DS} = -0.15$ V to a gate input spike ($V_{AM} = -2$ V) with various pulse time ranging from 20 ns to 1μ s. A very clear EPSC with large enough signal/noise ratio is achieved even for the 20 ns pulse, demonstrating high speed of the device. The EPSC peak value increases with the increasing spiking pulse width t_{pw} (Fig. 5b). The energy/spike consumption shown




FIGURE 5. (a) EPSC generated by a gate pulse with an identical amplitude (-2 V) at $V_{BG} = -5$ V and different pulse width t_{pw} ranging from 20 ns to 1 μ s, showing a high switching speed. (b) The EPSC peak value increases with the pulse width. The calculated energy/spike consumption shows a very low value of < 1 fJ at $V_{AM} = -2$ V, $V_{DS} = -0.15$ V, $V_{BG} = -5$ V and pulse duration time 20 ns.




FIGURE 6. (a) EPSC responses triggered by a pair of input pulses (-1 V, 1 μ s) with a time interval of 1 μ s at $V_{AM} = -1$ V, $V_{DS} = -0.15$ V and $V_{BG} = 0$ V. A_1 and A_2 represent the EPSC generated by the first and second presynaptic spike, respectively. PPF index is calculated from A_1 and A_2 . (b) PPF characteristics for an FE-SBFET synapse by measuring the synaptic strength change as a function of the pulse interval, showing a biological synapse behavior with a single exponential decay.

in Fig. 5b is calculated with:

$$E = V_{AM} \times EPSC \times t_{pw}. \quad (1)$$

A low energy consumption of < 1 fJ/spike is obtained at pulse width $t_{pw} = 20$ ns, demonstrating further high energy efficiency and high speed compared to the state of the art technologies [25].

To examine the short-term synaptic plasticity, PPF was investigated, which is essential to decode the temporary information in a biological system used to measure the synaptic strength change. The PPF index is defined as:

$$PPF \text{ index} = A_2/A_1 \times 100\%. \quad (2)$$

where A_1 and A_2 correspond to the EPSC amplitude generated by the first and second of two neighboring pre-synaptic spikes. Fig. 6(a) shows the PPF characteristics when two successive input pulses (-1 V, 1 μ s) were introduced with an interval time of 1 μ s, as presented in Fig. 6a. The PPF index is plotted in Fig. 6(b) as a function of the pulse interval from 1 to 10 μ s, showing a biological synapse behavior with a single exponential decay by fitting PPF with the following equation:

$$PPF \text{ index} = C_0 + C_1 \times e^{-t/\tau_0}. \quad (3)$$

where C_0 is the background, t the pulse interval time, C_1 (0.22) the initial facilitation magnitude, and τ_0 is the decay




FIGURE 7. Emulation of biological synaptic behaviors and repetitive channel conductance modulation. (a) Measured synapse conductance at $V_{DS} = -0.15$ V and $V_{BG} = -5$ V as a function of identical pulse numbers, showing potentiation and depression characteristics. (b) Exemplary 5 cycles of potentiation and depression after 10k repeated pulse measurements show very small CTC variations.




FIGURE 8. (a) The synapse conductance measured at $V_{DS} = -0.15$ V with non-identical (increasing amplitude, as shown in the insets) pulses, indicate an improved linearity and better potentiation/depression symmetry compared to the results presented in Fig. 6(a). (b) Similar to Fig. 6(b), the exemplary 5 cycles of potentiation/depression with non-identical pulses after 10k repeated measurements show also a very small CTC variations ($\sim 1\%$).

time constant (4.25 μ s). The PPF index decreases from 118% to 101.9% with increasing the interval time between two presynaptic spikes from 1 to 10 μ s.

The continuous and repetitive channel conductance modulation of the aforementioned synaptic transistor with a series pulse is exhibited in Fig. 7, showing the long-term synaptic plasticity. Long-term potentiation and depression (LTP/LTD) characteristics are clearly demonstrated in Fig. 7(a) by plotting the measured conductance of an FE-SBFET synapse as a function of pulse numbers for pulse waveforms with 1 μ s width, 1 μ s interval and ± 1 V amplitude, where the nonlinearity $\alpha_P = -0.15$, $\alpha_D = 0.22$ and asymmetry $\beta = -0.89$ are extracted according to [26] by fitting the experimental data with 50 programming states, and the ON/OFF ratio = 6. Fig. 7(b) depicts exemplarily 5 cycles of potentiation/depression after 10k pulse measurements, showing a small cycle-to-cycle (CTC) variation (1%) and a high endurance. Likewise, the measured FE-SBFET synapse channel conductance as a function of non-identical (increasing amplitude) pulse numbers is displayed in Fig. 8(a), showing better linearity and symmetry, where the nonlinearity $\alpha_P = -0.02$, $\alpha_D = 0.11$ and asymmetry $\beta = -0.42$. It also shows a very high ON/OFF ratio = 97, an extremely small CTC variation and a high endurance (Fig. 8(b)). The corresponding scheme of the applied synaptic spikes is illustrated in the insets of Fig. 7(a) and Fig. 8(a), respectively.




FIGURE 9. Plots of channel conductance as a function of the number of input spikes at various V_{BG} values, showing the modulation of the synaptic weight by V_{BG} .

Fig. 9 presents the device conductance as a function of the number of input spikes at various V_{BG} values, which indicates the synaptic plasticity including LTP and LTD, is further accelerated by applying a negative V_{BG} , corresponding to the consolidation of long-term memory. When V_{BG} changes from -5 to 5 V, the nonlinearity increases from $-0.02 / 0.11$ to $-0.15 / 0.12$ and the ON/OFF ratio decreases from 97 to 16. This behavior originates from the effective back-gate electric field across the SOI layer, increasing the holes density in the Si layer meanwhile the conductance of the channel region will also increase and thus a higher dynamic range of the EPSC. So using electrostatic charges, the intrinsic type of synaptic plasticity can be modified easily. We have to mention that the single common back-gate under Si substrate cannot control the device individually. This is the drawback of the back-gate. One of the possible solutions is to employ the shallow trench isolation (STI) technology to isolate device from each other and contact the substrate close to the device from the top.

C. PATTERN RECOGNITION SIMULATION

To explore the further application of Fe-SBFET synapse in pattern recognition, a 3-layer multilayer perceptron (MLP) neural network was designed based on the experiment results of the potentiation and depression to perform supervised learning on the Modified National Institute of Standard and Technology (MNIST) database [27]. As shown in Fig. 10(a), due to dramatic improvement in linearity and asymmetry, the recognition accuracy acquired with non-identical pulses are much higher than the identical pulses at $V_{BG} = -5$ V. For example, the recognition accuracy after 20 epochs corresponds to 61.3% and 90.0% for identical and non-identical pulses, respectively. Furthermore, recognition accuracy of simulation is also controlled by the neuromodulator voltage V_{BG} . The highest learning accuracy of 92.6% is achieved at




FIGURE 10. Pattern recognition simulation. (a) Recognition accuracy acquired with the identical and non-identical pulses at $V_{BG} = -5$ V. (b) Recognition accuracy of simulation with different V_{BG} . A high learning accuracy of 92.6% is achieved at $V_{BG} = -5$ V with non-identical pulses.

$V_{BG} = -5$ V with non-identical pulses in Fig. 10(b). The network has a training set of 60k images and a testing set of 10k images.

IV. CONCLUSION

We have demonstrated a four terminal ferroelectric Schottky barrier field effect transistors with single crystalline NiSi₂ contacts and HZO ferroelectric to mimic synapse properties. The fabricated synapse exhibits synaptic functions tuned by the back-gate bias, including excitatory post-synaptic current and paired-pulse facilitation with high speed (20 ns) and low energy consumption (< 1 fJ/spike). Furthermore, tunable long term potentiation and depression with high endurance, low cycle-to-cycle variations and high endurance have been achieved with lower voltage pulses and small currents. Finally, the artificial neuron network simulation built from FE-SBFET synapse achieves 92.6% recognition accuracy of handwriting digit, which shows a high potential on the implementation of the future intelligent neuromorphic systems.

REFERENCES

- [1] X. Wang et al., "MoS₂ synaptic transistor with tunable weight profile," *IEEE Trans. Electron Devices*, vol. 65, no. 8, pp. 3543–3547, Aug. 2018, doi: [10.1109/TED.2018.2849512](https://doi.org/10.1109/TED.2018.2849512).
- [2] M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," *Nature*, vol. 521, no. 7550, pp. 61–64, May 2015, doi: [10.1038/nature14441](https://doi.org/10.1038/nature14441).
- [3] Q. Xia and J. J. Yang, "Memristive crossbar arrays for brain-inspired computing," *Nat. Mater.*, vol. 18, no. 4, pp. 309–323, Apr. 2019, doi: [10.1038/s41563-019-0291-x](https://doi.org/10.1038/s41563-019-0291-x).
- [4] M. A. Zidan, J. P. Strachan, and W. D. Lu, "The future of electronics based on memristive systems," *Nat. Electron.*, vol. 1, no. 1, pp. 22–29, Jan. 2018, doi: [10.1038/s41928-017-0006-8](https://doi.org/10.1038/s41928-017-0006-8).
- [5] G. Cao et al., "2D material based synaptic devices for neuromorphic computing," *Adv. Funct. Mater.*, vol. 31, no. 4, pp. 1–29, Jan. 2021, doi: [10.1002/adfm.202005443](https://doi.org/10.1002/adfm.202005443).
- [6] E. Linn, R. Rosezin, C. Kügeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," *Nat. Mater.*, vol. 9, no. 5, pp. 403–406, May 2010, doi: [10.1038/nmat2748](https://doi.org/10.1038/nmat2748).
- [7] B. Irem et al., "Neuromorphic computing with multi-memristive synapses," *Nat. Commun.*, vol. 9, no. 1, pp. 1–12, Jun. 2018, doi: [10.1038/s41467-018-04933-y](https://doi.org/10.1038/s41467-018-04933-y).
- [8] G. W. Burr et al., "Neuromorphic computing using non-volatile memory," *Adv. Phys. X*, vol. 2, no. 1, pp. 89–124, 2017, doi: [10.1080/23746149.2016.1259585](https://doi.org/10.1080/23746149.2016.1259585).

- [9] H.-M. Huang, Z. Wang, T. Wang, Y. Xiao, and X. Guo, "Artificial neural networks based on memristive devices: From device to system," *Adv. Intell. Syst.*, vol. 2, no. 12, Oct. 2020, Art. no. 2000149, doi: [10.1002/aisy.202000149](https://doi.org/10.1002/aisy.202000149).
- [10] D. Das and A. I. Khan, "Ferroelectricity in CMOS-compatible hafnium oxides: Reviving the ferroelectric field-effect transistor technology," *IEEE Nanotechnol. Mag.*, vol. 15, no. 5, pp. 20–32, Oct. 2021, doi: [10.1109/MNANO.2021.3098218](https://doi.org/10.1109/MNANO.2021.3098218).
- [11] H. Mulaosmanovic *et al.*, "Novel ferroelectric FET based synapse for neuromorphic systems," presented at the Symp. VLSI Technol., 2017, pp. T176–T177, doi: [10.23919/VLSIT.2017.7998165](https://doi.org/10.23919/VLSIT.2017.7998165).
- [12] J. Luo *et al.*, "Capacitor-less stochastic leaky-FeFET neuron of both excitatory and inhibitory connections for SNN with reduced hardware cost," presented at the IEEE Int. Electron Devices Meeting (IEDM), 2019, pp. 6.4.1–6.4.4, doi: [10.1109/IEDM19573.2019.8993535](https://doi.org/10.1109/IEDM19573.2019.8993535).
- [13] M. Zhang, J. Knoch, Q. T. Zhao, U. Breuer, and S. Mantl, "Impact of dopant segregation on fully depleted Schottky-barrier SOI-MOSFETs," *Solid State Electron.*, vol. 50, no. 4, pp. 594–600, Apr. 2006, doi: [10.1016/j.sse.2006.03.016](https://doi.org/10.1016/j.sse.2006.03.016).
- [14] C. Urban *et al.*, "Radio-frequency study of dopant-segregated n-Type SB-MOSFETs on thin-body SOI," *IEEE Electron Device Lett.*, vol. 31, no. 6, pp. 537–539, Jun. 2010, doi: [10.1109/LED.2010.2045220](https://doi.org/10.1109/LED.2010.2045220).
- [15] L. Knoll, Q. T. Zhao, R. Luptak, S. Trellenkamp, K. K. Bourdelle, and S. Mantl, "20 nm Gate length Schottky MOSFETs with ultrathin NiSi/epitaxial NiSi₂ source/drain," *Solid. State. Electron.*, vol. 71, pp. 88–92, May 2012, doi: [10.1016/j.sse.2011.10.026](https://doi.org/10.1016/j.sse.2011.10.026).
- [16] V. Sessi *et al.*, "A silicon nanowire ferroelectric field-effect transistor," *Adv. Electron. Mater.*, vol. 6, no. 4, Apr. 2020, Art. no. 1901244, doi: [10.1002/aelm.201901244](https://doi.org/10.1002/aelm.201901244).
- [17] V. Sessi, H. Mulaosmanovic, R. Hentschel, S. Pregl, T. Mikolajick, and W. M. Weber, "Junction tuning by ferroelectric switching in silicon nanowire Schottky-barrier field effect transistors," presented at the IEEE 18th Int. Conf. Nanotechnol. (IEEE-NANO), 2018, pp. 1–4, doi: [10.1109/NANO.2018.8626257](https://doi.org/10.1109/NANO.2018.8626257).
- [18] F. Xi *et al.*, "Artificial synapses based on ferroelectric Schottky barrier field-effect transistors for neuromorphic applications," *ACS Appl. Mater. Interfaces*, vol. 13, no. 27, pp. 32005–32012, Jun. 2021, doi: [10.1021/acsami.1c07505](https://doi.org/10.1021/acsami.1c07505).
- [19] F. Xi, Y. Han, A. Tiedemann, D. Grützmacher, and Q.-T. Zhao, "4-terminal ferroelectric Schottky barrier field effect transistors as artificial synapses," presented at the ESSDERC IEEE 51st Eur. Solid-State Device Res. Conf. (ESSDERC), 2021, pp. 291–294, doi: [10.1109/essderc53440.2021.9631818](https://doi.org/10.1109/essderc53440.2021.9631818).
- [20] C. H. Bailey, M. Giustetto, Y. Huang, R. D. Hawkins, and E. R. Kandel, "Is heterosynaptic modulation essential for stabilizing hebbian plasticity and memory," *Nat. Rev. Neurosci.*, vol. 1, pp. 1–10, Oct. 2000, doi: [10.1038/35036191](https://doi.org/10.1038/35036191).
- [21] M. Chistiakova, N. M. Bannon, M. Bazhenov, and M. Volgushev, "Heterosynaptic plasticity: Multiple mechanisms and multiple roles," *Neuroscientist*, vol. 20, no. 5, pp. 483–498, Apr. 2014, doi: [10.1177/1073858414529829](https://doi.org/10.1177/1073858414529829).
- [22] L. Knoll, Q. T. Zhao, S. Habicht, C. Urban, B. Ghyselen, and S. Mantl, "Ultrathin Ni silicides with low contact resistance on strained and unstrained silicon," *IEEE Electron Device Lett.*, vol. 31, no. 4, pp. 350–352, Apr. 2010, doi: [10.1109/LED.2010.2041028](https://doi.org/10.1109/LED.2010.2041028).
- [23] M. H. Park, H. J. Kim, Y. J. Kim, W. Lee, T. Moon, and C. S. Hwang, "Evolution of phases and ferroelectric properties of thin Hf_{0.5}Zr_{0.5}O₂ films according to the thickness and annealing temperature," *Appl. Phys. Lett.*, vol. 102, no. 24, Jun. 2013, Art. no. 242905, doi: [10.1063/1.4811483](https://doi.org/10.1063/1.4811483).
- [24] H. Mulaosmanovic, D. Kleimaier, S. Dünkel, S. Beyer, T. Mikolajick, and S. Slesazek, "Ferroelectric transistors with asymmetric double gate for memory window exceeding 12 V and disturb-free read," *Nanoscale*, vol. 13, no. 38, pp. 16258–16266, Sep. 2021, doi: [10.1039/D1NR05107E](https://doi.org/10.1039/D1NR05107E).
- [25] H. Han, H. Yu, H. Wei, J. Gong, and W. Xu, "Recent progress in three-terminal artificial synapses: From device to system," *Small*, vol. 15, no. 32, pp. 1–17, Apr. 2019, doi: [10.1002/smll.201900695](https://doi.org/10.1002/smll.201900695).
- [26] M. Jerry *et al.*, "Ferroelectric FET analog synapse for acceleration of deep neural network training," presented at the IEEE Int. Electron Devices Meeting (IEDM), 2017, pp. 6.2.1–6.2.4, doi: [10.1109/IEDM.2017.8268338](https://doi.org/10.1109/IEDM.2017.8268338).
- [27] P. Chen, X. Peng, and S. Yu, "NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures," presented at the IEEE Int. Electron Devices Meeting (IEDM), 2017, pp. 6.1.1–6.1.4, doi: [10.1109/IEDM.2017.8268337](https://doi.org/10.1109/IEDM.2017.8268337).