

Received 26 October 2021; revised 9 December 2021 and 16 February 2022; accepted 31 March 2022. Date of publication 4 April 2022; date of current version 18 April 2022. The review of this article was arranged by Editor S. Chakrabarti.

Digital Object Identifier 10.1109/JEDS.2022.3164724

# Hybrid Junction Termination Consisting of a Variation Lateral Doping Structure and a Spiral Polysilicon Resistive Field Plate

ZHI LIN<sup>1b</sup> (Member, IEEE), WEI ZENG, AND ZHIHAO WANG<sup>1b</sup>

Chongqing Engineering Laboratory of High-Performance Integrated Circuits, School of Microelectronics and Communication Engineering, Chongqing University, Chongqing 400044, China

CORRESPONDING AUTHOR: Z. LIN (e-mail: linzhi@cqu.edu.cn)

This work was supported by the National Natural Science Foundation of China under Grant 62074020.

**ABSTRACT** A hybrid junction termination structure consisting of a variation lateral doping (VLD) region and a spiral polysilicon resistive field plate (PRFP) is proposed in this brief. Surface electric fields of the VLD region are modulated by the PRFP and distribute more uniformly. Compared with the conventional VLD structure with the same size, its measured breakdown voltage increases by 11%. The breakdown voltage still has a positive temperature coefficient. And, the leakage current changes very little from  $-40$  to  $150$  °C. Besides, it is more immune to the deviation of the VLD dosage. The deviation range of the VLD dosage increase from  $-20\%$  -  $+20\%$  to  $-50\%$  -  $+60\%$  when the breakdown voltage keeps above 90% of the maximum value. No extra masks or process steps are needed in power devices with a MOS gate structure, because the gate layer can be used to implement the spiral PRFP. At last, the hybrid termination is not detrimental to the switching characteristic of the device.

**INDEX TERMS** Junction termination, variation lateral doping, polysilicon resistive field plate, power devices, dosage deviation.

## I. INTRODUCTION


The junction termination is an essential part in a high-voltage vertical power device [1]–[3]. It influences the breakdown voltage of the power device. Size and manufacturing complexity are two main factors to consider when choosing a termination structure. Since the junction termination does not conduct current, its size should be as much as small and its manufacture technology should be simple. Some traditional junction termination structures, such as floating field limited rings [4], field plates [5], the junction termination extension or variation lateral doping (VLD) structure [6], are often used partly because their processing technologies are simple and cheap, usually compatible with the process of the power device. A practical solution is to use hybrid structures. For example, a semi-insulating polycrystalline silicon (SIPOS) field plate in conjunction with a  $p^-$  junction extension has been shown to be able to reduce the size of the termination [7]. However, its size is still larger than that of an optimized VLD termination. Some new junction termination

structures, such as the trench-based terminations [8]–[11], have much smaller size. But the trench-filling process is complex. Among these structures, the VLD technology has a superior trade-off relationship between size and manufacturing complexity. So, it is widely used in modern high-voltage power MOSFETs. However, the breakdown voltage of the conventional VLD termination is sensitive to the deviation of the VLD dosage.

In this brief, a hybrid junction termination consisting of a variation lateral doping structure and a spiral polysilicon resistive field plate (PRFP) is proposed for power devices. Compared with the conventional VLD structure, it is more immune to the deviation of the VLD dosage. Besides, its measured breakdown voltage is also increased.

## II. CONCEPT AND STRUCTURE

Fig. 1 shows the schematic cross-section of the proposed hybrid junction termination for n-channel power devices. It



**FIGURE 1.** (a) Schematic layout of the spiral polysilicon resistive field plate (PRFP) layer. (b) Schematic cross-section of the proposed hybrid junction termination along AA'. The spiral PRFP layer is connect to the p<sup>+</sup> diffusion of the p-VLD region at point A and the n<sup>+</sup> channel stopper at point A', respectively, both by metals. (c) Brief process flow.

consists of a p-type variation lateral doping region and a spiral polysilicon resistive field plate. The dosage of the p-type layer varies laterally and decreases from the p<sup>+</sup> diffusion side. The spiral PRFP layer covers the entire junction termination. Its inside end is connected to the p<sup>+</sup> diffusion of the p-VLD region by the anode metal. Its outside end is connected to the n<sup>+</sup> channel stopper by a floating metal. Since the n<sup>+</sup> channel stopper lies outside the maximum depletion region, it has the same potential as the cathode electrode. Then, the spiral PRFP is connected between the anode electrode and the cathode electrode. And the external voltage applied on the cathode electrode is uniformly undertaken by the polysilicon layer.

In a 2D cross-section view, as shown in Fig. 1(b), the external voltage can also be considered as being uniformly undertaken by polysilicon field plates. The potential of each field plate increases gradually from the p<sup>+</sup> diffusion side to the n<sup>+</sup> diffusion side. Electric flux lines originate from these field plates, terminate on the silicon surface and modulate surface electric fields. The p-VLD later is depleted both by the n-drift layer and polysilicon field plates. Therefore, its dosage is larger than that of a conventional p-VLD termination. To combine the VLD and PRFP structures, some challenges must be overcome. First, their processes must be compatible. Second, their electrical characteristics must be matching. In the proposed hybrid termination, the polysilicon layer is heavily doped. It can also be used as the gate material in power devices with a MOS gate structure. So, no


extra masks or process steps are added. The brief process flow is listed in Fig. 1(c). It is compatible with the standard process flow of high-voltage power devices with a MOS gate structure. Further, a thick field oxide layer is used to match electrical characteristics of the VLD and PRFP structures. Its effect will be verified by static and dynamic testing in the next section.

### III. RESULTS AND DISCUSSION

The proposed junction termination is studied with the help of numerical simulators Taurus<sup>TM</sup> TSUPREM-4 [12] and Medici [13]. Mobility models related to impurity concentration, parallel electric fields, surface scattering, and the impact ionization model are included. The length of the region between the p<sup>+</sup> diffusion and the n<sup>+</sup> channel stopper is 110 μm. 52 polysilicon field plates uniformly distribute on the field oxide layer whose thickness is 1.7 μm. Each one has a width of 1 μm. The spacing of adjacent field plates is also 1 μm. The sheet resistance of the polysilicon layer is 6.6 Ω/□. In subsequent 2D electrical simulations, a resistor is connected between adjacent field plates. Its resistance will not affect the breakdown voltage of the termination. No matter what resistance is used, the external voltage is uniformly undertaken by field plates. The surface impurity concentration and the junction depth of p-VLD are respectively  $8 \times 10^{15} \text{ cm}^{-3}$  and 7 μm. For comparison, a conventional p-VLD termination with the same size is also included.


Fig. 2 shows simulated distribution of electric fields in the junction termination with and without PRFPs at 700 V. They both have uniform and high electric fields along the p-VLD/n-drift junction. The zigzags in Fig. 2(c) and (d) come from the discontinuity implantation of the variation lateral doping region. It is obvious that the surface electric field of the hybrid termination is modulated by PRFPs. The surface electric field of the conventional p-VLD termination is low while that of the hybrid termination is high. Since there are no longitudinal electric fluxes on top of the p-VLD region, only transverse electric fields exits in the conventional p-VLD termination. They cumulate gradually along the transverse direction and result in peaks at the end of the p-VLD region. On the other hand, longitudinal electric fields are introduced by PRFPs and are superimposed on the original transverse electric fields caused by the p-VLD region. Therefore, the total surface electric fields are raised, as shown in Fig. 2(d). Since PRFPs are uniformly placed on the field oxide, surface electric fields also distribute more uniformly.

As is well known, the breakdown voltage of the VLD termination is sensitive to the deviation of the VLD dosage. Too many or too few impurities will reduce the breakdown voltage. Fig. 3 compares the change of the breakdown voltage with the deviation of the p-VLD dosage of two structures. The references are the samples with the highest breakdown voltages. For the conventional p-VLD termination, its breakdown voltage keeps above 90% of the maximum value when the deviation of the VLD dosage ranges from -20% - +20%.




**FIGURE 2.** Distribution of electric fields in the junction termination (a) with and (b) without PRFPs at 700 V. Comparison of the surface electric field profile in the junction termination area along (c) BB' and (d) CC'.

Whereas, for the hybrid termination, this deviation ranges from  $-50\%$  -  $+60\%$ . Thus, the hybrid structure is more immune to the deviation of the VLD dosage than the conventional one. The reason is that surface electric fields are modulated by PRFPs. In a conventional VLD termination structure, when the p-VLD dosage decreases, electric fields gather near the anode side. They are distributed in triangles and lower the breakdown voltage. The PRFPs raise electric fields near the channel stopper side and increase the breakdown voltage. On the other hand, when the p-VLD dosage




**FIGURE 3.** Comparison of the normalized breakdown voltage as a function of the deviation of the p-VLD dosage. The references are the samples with the highest breakdown voltages.



**FIGURE 4.** (a) Microphotograph of a fabricated diode using the proposed hybrid junction termination. (b) Scanning electron microscope picture of the cross-section of the termination.

increases, electric fields tend to gather near the channel stopper side in a conventional VLD termination structure. The PRFPs raise electric fields near the anode side and also increase the breakdown voltage.

Fig. 4 shows the microphotograph of a fabricated diode using the proposed hybrid junction termination and the scanning electron microscope picture of its cross-section. The




**FIGURE 5.** Measured blocking IV curves of fabricated junction terminations. All junction terminations have the same length of 110  $\mu\text{m}$ . The inset shows the semilogarithmic coordinate.


enlarged illustration shows the polysilicon strips. Fig. 5 compares the measured blocking IV curves of fabricated junction terminations. All samples have the same length of 110  $\mu\text{m}$ . The breakdown voltage of the conventional p-VLD junction termination is 675 V. It increases to 763 V when the spiral PRFP is employed. The increase is 11%.

Before breakdown, the hybrid junction termination behaves as a linear resistor, which is corresponding to the spiral PRFP. Its leakage current is three orders of magnitude larger than that of the conventional termination. There are two leakage paths. One is the reverse biased p-VLD/n-drift junction, the other is the spiral poly resistor. And the latter is the main path. So, the leakage current is mainly determined by the length and the sheet resistance of the spiral PRFP. Since the leakage current increases the off-state power of devices, it should be kept as small as possible. It can be reduced by increasing the length of the spiral PRFP. For example, the leakage current of the spiral PRFP is reduced from 177  $\mu\text{A}$  to 68  $\mu\text{A}$  at  $V_{\text{DS}} = 300\text{ V}$ , when its length increases from  $7.0 \times 10^4\ \mu\text{m}$  to  $2.5 \times 10^5\ \mu\text{m}$ . Therefore, the proposed hybrid junction termination is more attractive in large size chips, whose perimeters are long and so do their spiral PRFPs. Of course, the leakage current can also be simply reduced by increasing the resistivity of the polysilicon layer. Simulated results show that the leakage current can be reduced to the same level as the conventional termination if the sheet resistance of the polysilicon layer increases to 66  $\text{k}\Omega/\square$ . Specially, a SIPOS layer [7] can be used to implement the spiral PRFP.

Fig. 6 shows the temperature dependence of the breakdown voltage and the leakage current of the fabricated diode using the hybrid termination. The temperature range is  $-40 - 150\ ^\circ\text{C}$ . The leakage current is extracted when the diode is reversed biased to 300 V. Just like a conventional diode, as temperature rises, its breakdown voltage increases. The increment exceeds 100 V in the measured range. On the other hand, the V-shaped leakage current changes very slowly with temperature. Below 125  $^\circ\text{C}$ , the spiral poly resistor dominates. As temperature rises, its resistance increases. Then, the leakage current decreases. Above 125  $^\circ\text{C}$ , the leakage current



**FIGURE 6.** Measured temperature dependence of the breakdown voltage and the leakage current at  $V_{\text{KA}} = 300\text{ V}$  of the fabricated diode using the hybrid termination.



**FIGURE 7.** Measured reverse recovery waveform of the fabricated diode using the hybrid termination.

of the PN junction becomes noticeable. As temperature rises, it increases, and so does the total leakage current.

Fig. 7 shows the reverse recovery waveform of the fabricated diode using the hybrid termination. The forward current density and the supply voltage are respectively 70  $\text{A}/\text{cm}^2$  and 300 V. The peak reverse recovery current density and the reverse recovery time are respectively  $-1040\ \text{A}/\text{cm}^2$  and 135 ns when the commutation velocity is 345  $\text{A}/\mu\text{s}$ . This implies that the hybrid termination is not detrimental to the switching characteristic of the device. Transient characteristics of the spatial PRFP and the p-VLD are well matched. The hybrid termination can be switched safely.

#### IV. CONCLUSION

This brief verifies that the breakdown voltage of the p-VLD junction termination can be increased, and its immunity to the deviation of the VLD dosage can be enhanced, by inserting a spiral polysilicon resistive field plate over it. No matter the VLD dosage decreases or increases, the PRFP layer modulates surface electric fields and makes them more uniform. The deviation range of the VLD dosage increase from  $-20\% - +20\%$  to  $-50\% - +60\%$  when the breakdown voltage keeps above 90% of the maximum value. The measured breakdown voltage increases by 11%, from 675 V to 763 V, when the spiral PRFP layer is employed. The breakdown voltage still

has a positive temperature coefficient. And, the leakage current changes very little from  $-40$  to  $150$  °C. No extra masks or process steps are needed to implement the hybrid junction termination in power devices with a MOS gate structure, because the PRFP layer can also be used as the gate material. The leakage current caused by the PRFP layer can be reduced by increasing the length of the spiral PRFP or using a high-resistance polysilicon layer. At last, the hybrid termination is not detrimental to the switching characteristic of the device.

## REFERENCES

- [1] H. Wang, C. Wang, B. Wang, H. Long, and K. Sheng, "Hybrid termination with wide trench for 4H-SiC super-junction devices," *IEEE Electron Device Lett.*, vol. 42, no. 2, pp. 216–219, Feb. 2021, doi: [10.1109/LED.2020.3046281](https://doi.org/10.1109/LED.2020.3046281).
- [2] M. Antoniou *et al.*, "Deep p-Ring trench termination: An innovative and cost-effective way to reduce silicon area," *IEEE Electron Device Lett.*, vol. 40, no. 2, pp. 177–180, Feb. 2019, doi: [10.1109/LED.2018.2890702](https://doi.org/10.1109/LED.2018.2890702).
- [3] C.-H. Cheng, C.-F. Huang, K.-Y. Lee, and F. Zhao, "A novel deep junction edge termination for superjunction MOSFETs," *IEEE Electron Device Lett.*, vol. 39, no. 4, pp. 544–547, Apr. 2018, doi: [10.1109/LED.2018.2803199](https://doi.org/10.1109/LED.2018.2803199).
- [4] N. El Baradai, C. Sanfilippo, R. Carta, F. Cappelluti, and F. Bonani, "An improved methodology for the CAD optimization of multiple floating field-limiting ring terminations," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 266–270, Jan. 2011, doi: [10.1109/TED.2010.2085004](https://doi.org/10.1109/TED.2010.2085004).
- [5] R. Coffie, "Analytical field plate model for field effect transistors," *IEEE Trans. Electron Devices*, vol. 61, no. 3, pp. 878–883, Mar. 2014, doi: [10.1109/TED.2014.2300115](https://doi.org/10.1109/TED.2014.2300115).
- [6] J. Cheng and X. Chen, "A practical approach to enhance yield of OPTVLD products," *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 289–291, Feb. 2013, doi: [10.1109/LED.2012.2230607](https://doi.org/10.1109/LED.2012.2230607).
- [7] J.-L. Lin and L.-W. Wen, "Design, simulation, and fabrication of metal–oxide–semiconductor field-effect transistor (MOSFET) with new termination structure," *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3179–3185, Dec. 2012, doi: [10.1109/TED.2012.2215612](https://doi.org/10.1109/TED.2012.2215612).
- [8] L. Théolier, H. Mahafouz-Kotb, K. Isoird, F. Morancho, S. Assié-Souleille, and N. Mauran, "A new junction termination using a deep trench filled with BenzoCycloButene," *IEEE Electron Device Lett.*, vol. 30, no. 6, pp. 687–689, Jun. 2009, doi: [10.1109/LED.2009.2020348](https://doi.org/10.1109/LED.2009.2020348).
- [9] W. Yang, H. Feng, X. Fang, Y. Onozawa, H. Tanaka, and J. K. O. Sin, "A novel sloped field plate-enhanced ultra-short edge termination structure," *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 471–473, Apr. 2016, doi: [10.1109/LED.2016.2522640](https://doi.org/10.1109/LED.2016.2522640).
- [10] Y. Liu *et al.*, "Design and characterization of the deep-trench, u-shaped field-plate edge termination for 1200-V-class SiC devices," *IEEE Trans. Electron Devices*, vol. 66, no. 10, pp. 4251–4257, Oct. 2019, doi: [10.1109/TED.2019.2931638](https://doi.org/10.1109/TED.2019.2931638).
- [11] T. Yamaguchi, H. Okumura, T. Shiraishi, T. Fujita, Y. Ata, and K. Kobayashi, "High aspect ratio deep trench termination (HARDT<sup>2</sup>) technique surrounding die edge as dielectric wall to improve high voltage device area efficiency," in *Proc. IEEE 29th Int. Symp. Power Semicond. Devices ICs (ISPSD)*, May 2017, pp. 479–482, doi: [10.23919/ISPSD.2017.7988883](https://doi.org/10.23919/ISPSD.2017.7988883).
- [12] *Taurus<sup>TM</sup> Medici User Guide Version H-2013.03*, Synopsys, Inc., Mountain View, CA, USA, Mar. 2013.
- [13] *Taurus<sup>TM</sup> TSUPREM-4 User Guide Version H-2013.03*, Synopsys, Inc., Mountain View, CA, USA, Mar. 2013.