Received 23 December 2021; revised 22 February 2022; accepted 25 February 2022. Date of publication 8 March 2022; date of current version 22 March 2022. The review of this article was arranged by Editor S. Ikeda.

*Digital Object Identifier 10.1109/JEDS.2022.3157741*

# **Self-Aligned Transparent-Gate ITO/Germanium Nanospheres/SiO2/SiGe-Nanosheets photoMOSFETs on Silicon Nitride Platform**

# **PO-YU HONG, BING-JU LEE, RONG-ZONG YANG, HORNG-CHIH LI[N](HTTPS://ORCID.ORG/0000-0003-0662-9435) (Senior Member, IEEE), AND PEI-WEN L[I](HTTPS://ORCID.ORG/0000-0001-7305-0883) (Senior Member, IEEE)**

Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu 30010, Taiwan CORRESPONDING AUTHOR: P.-W. LI (e-mail: pwli@nycu.edu.tw)

This work was supported by the Ministry of Science and Technology, Taiwan, under Grant MOST 108-2221-E-009-007-MY3 and Grant 109-2221-E-009-022-MY3.

**ABSTRACT** We report experimental fabrication and characterization of photoMOSFETs with self-aligned gate-stacking heterostructures of indium-tin-oxide (ITO)/Ge nanospheres/SiO<sub>2</sub>-shell/Si<sub>1−x</sub>Ge<sub>x</sub>-nanosheets. Array of Ge-nanosphere/SiO2-shell/SiGe-nanosheet heterostructures was created in a self-organized, CMOS approach using the thermal oxidation of lithographically-patterned poly- $Si<sub>0.85</sub>Ge<sub>0.15</sub>$  nanopillars over buffer layers of  $Si<sub>3</sub>N<sub>4</sub>$  on top of SOI substrates. With a polysilicon dummy-gate, source and drain self-align with the transparent ITO gate using a replacement-metal-gate process. Very high photocurrent gain, large photoresponsivity, as well as improved input capacitance and 3dB frequency were experimentally achievable in our photoMOSFETs. The pivotal roles of Ge-optical gate and SiGe-channel for large photoresponsivity and current gains were analyzed via numerical simulation.

**INDEX TERMS** photoMOSEFT, germanium nanosphere, SiGe, self-organization, photoconductive, photovoltaic.

# **I. INTRODUCTION**

The gigantic data connectivity is strongly driven by wideranging applications from social networks, streaming media to the connected devices within the "Internet of Things". The data-intensive processing comes at a cost of energy dissipation and faces major challenges of bandwidth-latency. It is difficult to solve all these issues using conventional electrical interconnect that requires metal-wires to transfer electronic data, taking both energy and time.

Si photonic integrated circuits (PICs) are great enablers for 5G networking and data centric applications due to their great promise of high-speed and low-power interconnects. In addition to the holy-grail of light sources in Si PICs, high-performance and energy-efficient receiver circuitry is particularly important for Si optical interconnect [\[1\]](#page-5-0)–[\[3\]](#page-5-1). While high-speed germanium (Ge) PIN photodiodes have been demonstrated on silicon-on-insulator (SOI) [\[4\]](#page-5-2)–[\[6\]](#page-5-3) and  $Si<sub>3</sub>N<sub>4</sub>$  platform [\[7\]](#page-5-4), high dark current and low photoresponsivity remain to be improved. Another technical challenge

for Ge photodiodes lies in their large form factor, leading to not only excess energy dissipation due to large parasitic capacitance, but also difficulties in the integration of Ge photodetectors with CMOS amplifiers due to the incompatibility in physical-sizes.

A phototransistor (PT) is a unique phototransducer that simultaneously conducts photoelectric conversion via photodiodes and electrical amplification via transistors within a single device, minimizing wiring resistance and capacitance between photodiodes and electrical amplifiers, noise increment, and energy dissipation. Several Ge-based phototransistors have been proposed, including heterojunction bipolar transistors, [\[8\]](#page-5-5), [\[9\]](#page-5-6) photoMOSFETs, [\[10\]](#page-5-7) PIN phototransistors, [\[11\]](#page-5-8) and tunneling phototransistor [\[12\]](#page-5-9)–[\[14\]](#page-5-10). However, many works simply focus on the device structure design and performance evaluation using numerical simulation [\[12\]](#page-5-9)–[\[16\]](#page-5-11). This is because experimental implementation of Ge phototransistors involves exquisite Ge epitaxial growth, source/drain (S/D) engineering, and transparent metal-gate

fabrication, which require ingenious co-design of device structure and advanced process integration.

Our previous reports have demonstrated the formation of self-organized heterostructures of Ge nanospheres/SiO2/Si<sub>1−x</sub>Ge<sub>x</sub> nanosheets using the thermal oxidation of poly-Si<sub>0.85</sub>Ge<sub>0.15</sub> pillars over buffer layers of  $Si<sub>3</sub>N<sub>4</sub>/Si$  [\[17\]](#page-5-12)–[\[21\]](#page-5-13). Based on the self-organized gate-stacking heterostructures, we have fabricated photoMOSFETs with non-self-aligned ITO gates [\[22\]](#page-5-14) and demonstrated low dark current and high photoresponsivity simultaneously achievable. Both Ge nanospheres within gate-dielectrics and  $Si_{1-x}Ge_x$  nanosheets on top of Si surface actively absorb light, effectively modulate surface potential, and efficiently contribute photocarriers within the channel [\[22\]](#page-5-14). The appeal of our proposed photoMOSFETs approach lies in the engineering advantages of controllably forming gate-stacking heterostructures [\[17\]](#page-5-12)–[\[21\]](#page-5-13) in terms of the Ge nanosphere's size and the Ge content of  $Si<sub>1-x</sub>Ge<sub>x</sub>$  nanosheets using a single thermal oxidation step, offering a large parameter space within which to design high-performance MOSFETs.

In this paper, we advanced the fabrication of selforganized gate-stacking heterostructures in combination with self-aligned ITO gates using replacement-metal-gate (RMG) processes via dummy poly-Si gates to boost speed of photoMOSFETs by reducing gate-to-source  $(C_{GS})$  and gateto-drain  $(C<sub>GD</sub>)$  capacitances.

#### **II. EXPERIMENTS**

Process flow and key process modules for fabricating our photoMOSFETs are summarized in Figs. [1](#page-1-0) and [2,](#page-2-0) respectively. Starting with an SOI substrate with a 200 nmthick single-crystalline Si layer on top of a 400 nm-thick buried oxide layer (Fig. [1\(](#page-1-0)a)), bi-layers of 20 nm-thick  $Si<sub>3</sub>N<sub>4</sub>$  and 60 nm-thick poly- $Si<sub>0.85</sub>Ge<sub>0.15</sub>$  were sequentially deposited (Fig. [1\(](#page-1-0)b)) using low-pressure chemical vapor deposition (LPCVD). Following lithographic patterning of active-area mesas of poly- $Si<sub>0.85</sub>Ge<sub>0.15</sub>/Si<sub>3</sub>N<sub>4</sub>/Si$  (Fig. [1\(](#page-1-0)c)), array of poly-Si<sub>0.85</sub>Ge<sub>0.15</sub> pillars with pillar width/pitch of 100 nm/140 nm was produced using electron-beam lithography (EBL) in combination with  $SF_6/C_4F_8$  plasma etching (Figs. 1(d) and 2(a)). Next, thermal oxidation at 900  $\degree$ C in an  $H<sub>2</sub>O$  ambient was conducted to convert the Si content of poly-SiGe pillars to  $SiO<sub>2</sub>$ , within which segregated Ge interstitials coarsened and coalesced into a single Ge nanosphere with a diameter of 50 nm per oxidized pillar (Figs. [1\(](#page-1-0)e) and [2\(](#page-2-0)b)). Concurrent with the formation of Ge nanospheres, self-organized SiO<sub>2</sub> shells and single-crystalline  $Si_{1-x}Ge_x$ nanosheets were also formed due to a unique penetration of  $Si<sub>3</sub>N<sub>4</sub>$  and Si layers by Ge nanospheres as a consequence of exquisite interplay of Ge, Si, and oxygen interstitials [\[21\]](#page-5-13).

Following the formation of self-organized heterostructures of Ge nanosphere/SiO2/Si<sub>1−x</sub>Ge<sub>x</sub> nanosheet array, SiO<sub>2</sub> layers were deliberately deposited to fill the gaps between oxidized pillars (Figs.  $1(f)$  and  $2(c)$ ). Next, a direct etch-back process was conducted for planarization (Figs. [1\(](#page-1-0)f) and [2\(](#page-2-0)d)).



<span id="page-1-0"></span>**FIGURE 1. Process flow for the fabrication of Ge nanosphere/ SiO2/SiGe-nanosheet MOSFETs with self-aligned ITO gates. (a) on top of a SOI substrate, (b) Si3N4 and poly-Si0***.***85Ge0***.***15 were deposited, followed by (c) lithographic patterning of mesa-active areas. (d) poly-Si0***.***85Ge0***.***15-pillars array was formed using EBL/plasma etching. (e) thermal oxidation converted the poly-Si0***.***85Ge0***.***15 pillar to a self-organized heterostructure of Ge nanosphere/SiO2/SiGe nanosheet per pillar. (f) gate-stacking heterostructures were planarized by the deposition and direct etch-back of SiO2. A poly-Si layer was (g) deposited and (h) lithographically patterned as dummy gates. (i) As+ ions were implanted and activated by thermal annealing forming S/D. (j) a SiO2 layer was deposited for passivation. (k) passivation SiO2 and dummy poly-Si gates were removed by lithography, CHF3 and SF6/C4F8 plasma etching, respectively, using photoresists of LOR 5A/PMMA photoresist mask, followed by ITO sputtering and lift-off. (l) contact-hole, (m) metallization, and (n) sintering processes were conducted for forming electrodes.**

It is noted that a  $5-10$  nm thick  $SiO<sub>2</sub>$  layer remained on top of the Ge nanospheres after planarization. A 350 nm-thick poly-Si layer was deposited and lithographically patterned as dummy gates (Figs. [1\(](#page-1-0)g), 1(h), and [2\(](#page-2-0)e)) for the subsequent formation of  $S/D$  via  $As<sup>+</sup>$  implantation (Fig. [1\(](#page-1-0)i)). After thermal annealing at 900 ◦C for 30 sec for activation, a 400 nm-thick LPCVD  $SiO<sub>2</sub>$  layer was deposited over the dummy poly-Si gates (Figs.  $1(j)$  and  $3(a)$ ) for the subsequent RMG processes. Following lithography using bi-layered pho-toresists of LOR 5A/PMMA (Figs. [1\(](#page-1-0)k) and [3\(](#page-2-1)b)),  $SiO<sub>2</sub>$ layers and dummy poly-Si gates were etched using CHF<sup>3</sup> and  $SF_6/C_4F_8$  plasma, respectively. Then, a 350 nm-thick ITO layer was sputtered and lifted off, forming self-aligned, transparent gates (Figs.  $1(k)$  and  $3(c)$ ). Finally, contact, Al metallization, and sintering (in an  $H_2/N_2$  (5%/95%) ambient at 400 ◦C for 30 min) processes completed the device fabrication (Figs. [1](#page-1-0) l–n).

Current-voltage characteristics of Ge nanospheres/ $SiO<sub>2</sub>$ /  $Si_{1-x}Ge_x$ -nanosheets photoMOSFETs were measured using an Agilent B1500A semiconductor parameter analyzer in the darkness and under 850 nm−1550 nm illumination via normal incidence onto the transparent ITO gates.

#### **III. RESULT AND DISCUSSION**

# *A. SELF-ORGANIZED GATE-STACKING* HETEROSTRUCTURES OF GE NANOSPHERE/SIO<sub>2</sub>/SIGE *NANOSHEET*

It is clearly seen in Figs. [2\(](#page-2-0)b-e) that a single, 50 nmdiameter Ge nanosphere is formed per oxidized pillar with





<span id="page-2-1"></span>**FIGURE 3. Self-aligned ITO gate formed by RMG processes. Dummy poly-Si gates were (a) encapsulated by a 400 nm-thick SiO2 layer and (b) etched by SF6/C4F8 plasma using LOR 5A/PMMA mask. (c) ITO layers were sputtered and lift-off.**

<span id="page-2-0"></span>**FIGURE 2. Plan-view and cross-sectional SEM observations of (a) poly-Si0***.***85Ge0***.***15 pillars array formed using EBL/plasma etching, (b) a single Ge nanosphere generated per oxidized pillar following thermal oxidation, (c) deposition and (d) etch back of SiO2 for planarization, and (e) dummy poly-Si gate formed by deposition and lithographic patterning of poly-Si layers for subsequent S/D and RMG processes.**

high degree of uniformity and reproducibility in terms of diameter and spatial locations within a 3  $\mu$ m  $\times$  20  $\mu$ m array. Another important finding of notes is that the Ge nanospheres are not static within oxidized pillars but penetrate underlying buffer layers of  $Si<sub>3</sub>N<sub>4</sub>$ , and even get in touch with Si layers as seen from plan-view and cross-sectional scanning-electron microscopy (SEM) and transmission-electron microscopy (TEM) micrographs in Figs. [2\(](#page-2-0)b-e). Our previous reports have shown that the unique migration of Ge nanospheres also leads to the simultaneous formation of (1) a conformal 10–20 nm-thick, single-crystalline  $Si_{1-x}Ge_x$  nanosheet on the surface of Si layers due to Ge interstitials diffusion from the penetrating Ge nanosphere and (2) a conformal 2–3 nm-thick SiO<sup>2</sup> layer between the penetrating Ge nanosphere and underlying  $Si_{1-x}Ge_x$  nanosheet. The unique migration of Ge nanospheres and formation of conformal  $SiO<sub>2</sub>$ -shell and SiGe nanosheets relate to dynamic  $SiO<sub>2</sub>$  destructionconstruction processes occurring near the surface of Ge nanospheres, [\[17\]](#page-5-12) resulting from the interplay of Ge, Si, and Oxygen interstitials. Detailed mechanisms have been elaborated elsewhere [\[17\]](#page-5-12)–[\[21\]](#page-5-13).

# *B. SELF-ALIGNED ITO GATE*

In our proposed RMG approach, the dummy poly-Si gate allows  $n^+$ -Si S/D to self-align with the ITO gate and thereby eliminates parasitic capacitances due to the gate overlapping S/D (Fig. [2\(](#page-2-0)e)). Following S/D formation, a 400 nm-thick, conformal layer of  $SiO<sub>2</sub>$  encapsulating the dummy poly-Si gates was deliberately deposited (Fig. [3\(](#page-2-1)a)) to improve the tolerance for overlay misalignments during the subsequent lithography process for forming ITO gates. The dummy poly-Si gate was then replaced by a transparent ITO gate using combination processes of lithographic patterning using LOR 5A/PMMA photoresists (Fig. [3\(](#page-2-1)b)), removal of dummy poly-Si gate using  $SF_6/C_4F_8$  plasma etching with a high etching selectivity  $(>20)$  of poly-Si over SiO<sub>2</sub>, as well as ITO sputtering and lift-off (Fig.  $3(c)$ ). Fig.  $3(c)$  shows the success in forming ITO gate over array of Ge nanospheres/ $SiO<sub>2</sub>/SiGe$ nanosheets and the self-alignment of ITO/poly-Si gate with  $S/D$ , minimizing parasitic  $C_{GS}$  and  $C_{GD}$ .

# *C. STEADY-STATE TRANSFER CHARACTERISTICS OF GE NANOSPHERES/SIO2/ SIGE-NANOSHEETS PHOTOMOSFETS*

Fig. [4](#page-3-0) shows transfer characteristics of Ge nanospheres/SiO2/SiGe-nanosheets photoMOSFETs biased at  $V_D = +1$  V and measured either in the darkness or under 850 nm, 1310 nm and 1550 nm illuminations with variableincident power  $(P_{IN})$ . It is clearly seen that illumination indeed induces considerable photocurrent. For instance, 850 nm illumination with  $P_{IN} = 242 \mu W$  significantly enhances the ON-state current ( $I_{ON}$  at  $V_G - V_{th} = +1.4 V$ ) and OFF-state current ( $I_{\text{OFF}}$  at  $V_G - V_{\text{th}} = -3$  V) by a large factor of 13 and  $2.8 \times 10^8$  in magnitude, respectively, as compared to drain current measured in the darkness (Fig. [4\(](#page-3-0)a)). Similarly, 1310 nm (1550 nm) illumination with  $P_{IN} = 1.3$  mW (2.2 mW) induces a current gain ( $I_{photo}/I_{dark}$ )



<span id="page-3-0"></span>**FIGURE 4. ID−V<sup>G</sup> characteristics of Ge nanospheres/SiO2/SiGe photoMOSFETs measured in the darkness and under (a) 850 nm, (b) 1310 nm, and (c) 1550 nm illuminations.**



<span id="page-3-1"></span>**FIGURE 5. Power-dependent photoresponsivity of 50 nm Ge-nanosphere/SiO2/SiGe photoMOSFETs measured under (a) 850 nm, (b) 1310 nm, and (c) 1550 nm illumination.**

of 1.1 A/A (1.1 A/A) and 323 A/A (120 A/A) for photoMOSFETs electrically operating at the ON-state and OFF-state, respectively, as shown in Fig. [4\(](#page-3-0)b) (Fig. [4\(](#page-3-0)c)).

When our photoMOSFETs operating at  $V_G - V_{th}$  = +1*.*4 V, a low-power (0.3 nW) illumination at 850 nm induces very large photoresponsivity ( $\Re \equiv (I_{\text{photo}} - I_{\text{dark}})/P_{\text{IN}})$ of  $2.8 \times 10^4$  A/W (Fig. [5\(](#page-3-1)a)). Similarly, photoresponsivity of 0.27 A/W and 20 mA/W are measured at 1310 nm illumination with P<sub>IN</sub>  $\sim$  147 nW (Fig. [5\(](#page-3-1)b)) and 1550 nm illumination with P<sub>IN</sub>  $\sim$  113 μW (Fig. [5\(](#page-3-1)c)), respectively. For 850 nm photodetection, our photoMOSFETs biased at  $V_G - V_{th} = -3$  V show a wide dynamic range of photocurrent linearity of more than 6 decades. A nearly constant photoresponsivity of 4 A/W over a range of  $P_{IN}$  from 0.3 nW to 0.3 mW (Fig. [5\(](#page-3-1)a)), suggests a good photocurrent linearity of our photoMOSFETs operating at the OFF-state. While high photoresponsivity of  $>10^4$  A/W is achievable from our photoMOSFETs operating at the ON-state, the photoresponsivity significantly decreases with increasing  $P_{IN}$ from 0.3 nW to 242  $\mu$ W. The photocurrent nonlinearity is possibly attributed to the set-in of series resistance at high current levels. A considerable improvement in the photocurrent linearity is observed when photoMOSFETs operating at the ON-state under illumination at 1310 nm (Fig. [5\(](#page-3-1)b)) and 1550 nm (Fig. [5\(](#page-3-1)c)).



<span id="page-3-2"></span>**FIGURE 6. Calculated ID−V<sup>G</sup> curves of three different MOSFETs with gate-stacking heterostructures of (a) Ge-gate/SiO2/Si-channel, (b) ITO gate/SiO2/SiGe-channel, and (c) Ge-gate/SiO2/SiGe-channel on Si substrates in the darkness and under 1550 nm illumination with PIN at 1 W/cm2.**

# *D. MECHANISMS FOR LARGE PHOTORESPONSIVITY*

Using Silvaco TCAD simulator, we have carried out numerical calculations in order to gain insights to origins of large photoresponsivity in our studied photo-MOSFETs. Transverse field-dependent mobility, Shockley-Read-Hall recombination, and Fermi-Dirac carrier statistics are included in simulation. Three device configurations including Ge gate/ $SiO<sub>2</sub>/Si$ -channel MOSFETs, ITOgate/SiO<sub>2</sub>/SiGe-channel MOSFETs, and Ge-gate/SiO<sub>2</sub>/SiGechannel MOSFETs are considered to resolve the pivotal role of Ge-gate and SiGe-channel individually in response to illumination. Among these configurations, the thicknesses of gate, gate-oxide and  $Si_{1-x}Ge_x$  channel are set to be 200 nm, 4 nm and 20 nm. The Ge content in the  $Si_{1-x}Ge_x$  channel is set to be 0.55 according to our previous analysis [\[19\]](#page-5-15). In order to exclude the contribution from Si substrates, illumination wavelength of 1550 nm is chosen because of an extremely low absorption coefficient in Si.

Fig. [6](#page-3-2) shows that three studied configurations exhibit completely different photocurrent behaviors in response to 1550 nm illumination with  $P_{IN} = 1$  W/cm<sup>2</sup>. Firstly, illumination simply makes a negative shift in the threshold voltage ( $V_{TH}$ ) of Ge-gate/SiO<sub>2</sub>/Si-channel MOSFETs, leading to visible photocurrent enhancement at the ON-state but no photocurrent gain at the OFF-state (Fig. [6\(](#page-3-2)a)). A negative  $V_{TH}$  shift in the Ge-gate/SiO<sub>2</sub>/Si-channel MOSFETs is attributable to the presence of large amounts of excess photoholes within the entire Ge-gate. For instance, Fig. [7\(](#page-4-0)a) shows that calculated hole concentration near the Ge-gate/SiO<sub>2</sub> interface increases from  $10^{13}$  cm<sup>-3</sup> in the darkness to 10<sup>17</sup> cm−<sup>3</sup> under 1550 nm illumination, indicating that Ge-gate is an effective optical gate modulating the vertical potential of Ge-gate/SiO<sub>2</sub>/Si. Therefore, the photocurrent gain achieved from the Ge-gate/ $SiO<sub>2</sub>/Si$ -channel MOSFETs operating at the ON-state is due to the Ge-gate induced photovoltaic effects. Secondly, ITO-gate/SiO2/SiGe-channel



<span id="page-4-0"></span>**FIGURE 7.** Calculated carrier distribution (at  $V_G = 0$  V) across the **gate-stacking heterostructures of (a) Ge-gate/SiO2/Si-channel, (b) ITO-gate/SiO2/SiGe-channel, and (c) Ge-gate/SiO2/SiGe-channel in the darkness and under illumination at 1550 nm. (dashed line and solid line denote hole and electron concentration profiles, respectively).**

MOSFETs show large photocurrent gain at the OFF-state but invisible changes on the  $V<sub>TH</sub>$  and the ON-state current under 1550 nm illumination (Fig. [6\(](#page-3-2)b)). The substantial photocurrent enhancement in ITO-gate/SiO<sub>2</sub>/SiGe-channel MOSFETs electrically-operating at the OFF-state, arises from the efficient generation of photoelectrons (that is,  $10^{11}$  cm<sup>-3</sup> electrons in the darkness versus  $10^{13}$  cm<sup>-3</sup> photoelectrons under illumination as shown in Fig. [7\(](#page-4-0)b)) directly within the SiGe channel, contributing additionally photoconductive current. Lastly but most importantly, our proposed Ge-gate/SiO2/SiGe-channel MOSFETs exhibit visible photocurrent gains at both electrically OFF-state and ON-state under illumination (Figs. [6\(](#page-3-2)c) and [7\(](#page-4-0)c)) due to photoconductive and photovoltaic current enhancement in the SiGe-channel and Ge-gate, respectively. Both calculated  $I_D-V_G$  curves shown in Fig. [6](#page-3-2) and photocarrier distribution displayed in Fig. [7](#page-4-0) clearly point out the pivotal roles of Ge-gate and SiGe-channel. That is, Ge gate is an efficient optical-gate tuning V*TH* of photoMOSFETs and giving rise to photovoltaic current gain when photoMOS-FETs electrically-operating at the ON-state, whereas the photoelectrons generated within the SiGe channel contribute considerable photocurrent and large photocurrent gain when photoMOSFETs electrically-operating at the OFF-state.

# **E. TRANSIENT RESPONSE OF GE NANOSPHERE/SIO2/** *SIGE-NANOSHEET PHOTOMOSFETS*

Benefits of our proposed self-aligned ITO gate structures for improving 3 dB frequency are verified by both experimental measurement and numerical simulation. Fig. [8\(](#page-4-1)a) and (b) show experimentally-measured input capacitance and frequency response, respectively, of our Ge nanosphere/SiO<sub>2</sub>/SiGe-nanosheet photoMOSFETs with selfaligned and non-self-aligned ITO gates. It is clearly seen that the input capacitance is reduced by a factor of 2–3X and the 3dB frequency is improved from 0.8 GHz to 1.6 GHz when the non-self-aligned ITO gate is replaced by selfaligned ITO gate. Calculated input-capacitance values of photoMOSFETs with self-aligned ITO gates are 1.05 fF/µm and 21.34 fF/ $\mu$ m when operating at electrically OFF-state



<span id="page-4-1"></span>**FIGURE 8. Experimental/calculated (a)/(c) input capacitance and (b)/(d) frequency response of our Ge photoMOSFETs with self-aligned and non-self-aligned ITO gates.**

and ON-state, respectively, which are lower than that of non-self-aligned photoMOSFETs by 14.8-fold and 1.64-fold as shown in Fig. [8\(](#page-4-1)c). Figure [8\(](#page-4-1)d) shows that calculated 3 dB frequency of photoMOSFETs improves from 6.0 GHz to 8.5 GHz when replacing non-self-aligned ITO gates by self-aligned ITO gates. Considering the difference between calculated and experimental values of input capacitance and 3dB frequency, it appears that we are able to further improve experimental data by reducing series resistance and contact resistance of S/D using self-aligned silicdation processes.

Another possible benefit of our proposed Ge photo-MOSFETs is the feasibility of  $Si<sub>3</sub>N<sub>4</sub>$ -waveguided phototransistors. This is because our self-organized gate-stacking heterostructures are surrounded by  $Si<sub>3</sub>N<sub>4</sub>$  buffer layers, which could be fabricated as waveguides by proper structure design.

# F. BENCHMARK OF GE NANOSPHERE/SIO<sub>2</sub>/SIGE-*NANOSHEET PHOTOMOSFETS*

Key performance metrics in terms of dark current, photoresponsivity, current gain, 3dB frequency of Ge bipolar phototransistors, [\[8\]](#page-5-5) Ge-gate photoMOSFETs, [\[10\]](#page-5-7) and our Ge-nanosphere/SiO<sub>2</sub>/SiGe-nanosheet photoMOSFETs with self-aligned and non-self-aligned ITO gates [\[21\]](#page-5-13) are compared in Table [1.](#page-5-16) Dark current, current gain, and 3dB frequency are much improved in Ge-nanosphere/ $SiO<sub>2</sub>/SiGe$ nanosheet photoMOSFETs when the non-self-aligned ITO gate is replaced by the self-aligned ITO gate. Compared to previously-reported Ge bipolar phototransistors and Ge-gate photoMOSFETs, our proposed Ge photoMOFETs feature much lower dark current (at least of 5 orders reduction in magnitude) and comparable 3dB frequency.



#### <span id="page-5-16"></span>**TABLE 1. Comparison of reported Ge phototransistors and our Ge-nanosphere/SiO2/SiGe nanosheet photoMOSFETs.**

# **IV. CONCLUSION**

We reported the advanced fabrication of self-aligned ITOgate Ge-nanosphere /SiO2/SiGe-channel photoMOSFETs using our proposed RMG process for the improvement of dark current, input capacitance, and 3 dB frequency simultaneously. When electrically-operating at the ON-state  $(V_G-V_{th} = +1.4 V)$ , our photoMOSFETs exhibit very large photoresponsivity of  $10^2$  A/W and 0.27 A/W under 850 nm and 1310 nm illumination, respectively, with low-power excitation at 100 nW. Whereas very large photocurrent gains of  $2.8 \times 10^8$ , 323, and 95 (A/A) are achievable from our phto-MOSFETs electrically-operating at OFF-state under 850 nm, 1310nm, and 1550nm illumination with  $P_{IN}$  of 242  $\mu$ W, 1.3 mW, 2.2 mW, respectively. The effectiveness of selfaligned ITO gates for improving input capacitance and 3dB frequency is evidenced by both experimentally-measured and calculated data in comparison to their counterpart transistors with non-self-aligned ITO gates. Our detailed simulation analysis further points out the pivotal roles of Ge gate and SiGe channel for inducing photovoltaic and photoconductive current, respectively.

### <span id="page-5-0"></span>**REFERENCES**

- [1] F. Boeuf *et al.*, "A silicon photonics technology for 400 Gbit/s applications," in *IEDM Tech. Dig.*, 2019, pp. 1–4, doi: [10.1109/IEDM19573.2019.8993627.](http://dx.doi.org/10.1109/IEDM19573.2019.8993627)
- [2] P. Dong, K. W. Kim, A. Melikyan, and Y. Baeyens, "Silicon photonics: A scaling technology for communications and interconnects," in *IEDM Tech. Dig.*, 2018, pp. 1–4, doi: [10.1109/IEDM.2018.8614701.](http://dx.doi.org/10.1109/IEDM.2018.8614701)
- <span id="page-5-1"></span>[3] K. Giewont *et al.*, "300-mm monolithic silicon photonics foundry technology," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, pp. 1–11, Sep./Oct. 2019, doi: [10.1109/JSTQE.2019.2908790.](http://dx.doi.org/10.1109/JSTQE.2019.2908790)
- <span id="page-5-2"></span>[4] S. Lischke *et al.*, "Ge photodiode with −3 dB OE bandwidth of 110 GHz for PIC and ePIC platforms," in *IEDM Tech Dig.*, 2020, pp. 1–4, doi: [10.1109/IEDM13553.2020.9372033.](http://dx.doi.org/10.1109/IEDM13553.2020.9372033)
- [5] D. Benedikovic *et al.*, "Comprehensive study on chip-integrated Germanium pin photodetectors for energy-efficient Silicon interconnects," *IEEE J. Quantum Electron.*, vol. 56, no. 1, pp. 1–9, Feb. 2020, doi: [10.1109/JQE.2019.2954355.](http://dx.doi.org/10.1109/JQE.2019.2954355)
- <span id="page-5-3"></span>[6] L. D. Ryder *et al.*, "Single-event transient response of vertical and lateral waveguide-integrated Germanium photodiodes," *IEEE Trans. Nucl. Sci.*, vol. 68, no. 5, pp. 801–806, May 2021, doi: [10.1109/TNS.2021.3060349.](http://dx.doi.org/10.1109/TNS.2021.3060349)
- <span id="page-5-4"></span>[7] S. Lischke *et al.*, "Silicon nitride waveguide coupled 67+ GHz Ge photodiode for non-SOI PIC and ePIC platforms," in *IEDM Tech. Dig.*, 2019, pp. 1–4, doi: [10.1109/IEDM19573.2019.8993651.](http://dx.doi.org/10.1109/IEDM19573.2019.8993651)
- <span id="page-5-5"></span>[8] K.-W. Ang, M.-B. Yu, G.-Q. Lo, and D.-L. Kwong, "Low-voltage and high-responsivity Germanium bipolar phototransistor for optical detections in the near-infrared regime," *IEEE Electron Device Lett.*, vol. 29, no. 10, pp. 1124–1127, Oct. 2008, doi: [10.1109/LED.2008.2004469.](http://dx.doi.org/10.1109/LED.2008.2004469)
- <span id="page-5-6"></span>[9] M. Frounchi, G. N. Tzintzarov, A. Ildefonso, and J. D. Cressler, "High responsivity Ge phototransistor in commercial CMOS Siphotonics platform for monolithic optoelectronic receivers," *IEEE Electron Device Lett.*, vol. 42, no. 2, pp. 196–199, Feb. 2021, doi: [10.1109/LED.2020.3042941.](http://dx.doi.org/10.1109/LED.2020.3042941)
- <span id="page-5-7"></span>[10] R. W. Going, J. Loo, T.-J. K. Liu, and M. C. Wu, "Germanium gate photoMOSFET integrated to silicon photonics," *IEEE J. Sel. Topics Quantum Electron.*, vol. 20, no. 4, pp. 1–7, Jul./Aug. 2014, doi: [10.1109/JSTQE.2013.2294470.](http://dx.doi.org/10.1109/JSTQE.2013.2294470)
- <span id="page-5-8"></span>[11] P. Kostov, W. Gaberl, M. Hofbauer, and H. Zimmermann, "PNP PIN bipolar phototransistors for high-speed applications built in a 180 nm CMOS process," *Solid-State Electron.*, vol. 74, pp. 49–57, Aug. 2012, doi: [10.1016/j.sse.2012.04.011.](http://dx.doi.org/10.1016/j.sse.2012.04.011)
- <span id="page-5-9"></span>[12] N. Dagtekin and A. M. Ionescu, "Partially gated lateral tunnel field effect transistor for optical applications," *Appl. Phys. Lett.*, vol. 105, no. 23, Nov. 2014, Art. no. 232105, doi: [10.1063/1.4904026.](http://dx.doi.org/10.1063/1.4904026)
- [13] P. S. Gupta, H. Rahaman, K. Sinha, and S. Chattopadhyay, "An optoelectronic band-to-band tunnel transistor for near-infrared sensing applications: Device physics, modeling, and simulation," *J. Appl. Phys.*, vol. 120, no. 8, May 2016, Art. no. 84510, doi: [10.1063/1.4961426.](http://dx.doi.org/10.1063/1.4961426)
- <span id="page-5-10"></span>[14] P. S. Gupta, S. Chattopadhyay, P. Dasgupta, and H. Rahaman, "A novel photosensitive tunneling transistor for near-infrared sensing applications: Design, modeling, and simulation," *IEEE Trans. Electron Devices*, vol. 62, no. 5, pp. 1516–1523, May 2015, doi: [10.1109/TED.2015.2414172.](http://dx.doi.org/10.1109/TED.2015.2414172)
- [15] K. Okyay, A. J. Pethe, D. Kuzum, S. Latif, D. A. Miller, and K. C. Saraswat, "SiGe optoelectronic metal-oxide semiconductor fieldeffect transistor," *Opt. Lett.*, vol. 32, no. 14, pp. 2022–2024, Jul. 2007, doi: [10.1364/OL.32.002022.](http://dx.doi.org/10.1364/OL.32.002022)
- <span id="page-5-11"></span>[16] L. Colace, V. Sorianello, and S. Rajamani, "Investigation of static and dynamic characteristics of optically controlled field effect transistors," *J. Lightw. Technol.*, vol. 32, no. 12, pp. 2233–2239, Jun. 15, 2014, doi: [10.1109/JLT.2014.2322978.](http://dx.doi.org/10.1109/JLT.2014.2322978)
- <span id="page-5-12"></span>[17] K. H. Chen, C. C. Wang, T. George, and P. W. Li, "The pivotal role of SiO formation in the migration and Ostwald ripening of Ge quantum dots," *Appl. Phys. Lett.*, vol. vol. 105, Aug. 2014, Art. no. 122102, doi: [10.1063/1.4896504](http://dx.doi.org/10.1063/1.4896504)
- [18] W.-T. Lai, K.-C. Yang, T.-C. Hsu, P.-H. Liao, T. George, and P.-W. Li, "A unique approach to generate self-aligned  $SiO<sub>2</sub>/Ge/SiO<sub>2</sub>/SiGe$  gatestacking heterostructures in a single fabrication step," *Nanoscale Res. Lett.*, vol. 10, p. 224, May 2015, doi: [10.1186/s11671-015-0927-y.](http://dx.doi.org/10.1186/s11671-015-0927-y)
- <span id="page-5-15"></span>[19] P. H. Liao, K. P. Peng, H.-C. Lin, T. George, and P.-W. Li, "Single fabrication-step Ge nanosphere/SiO2/SiGe heterostructures: A key enabler for realizing Ge MOS devices," *Nanotechnology*, vol. 29, no. 20, pp. 1–9, Mar. 2018, doi: [10.1088/1361-6528/aab17b.](http://dx.doi.org/10.1088/1361-6528/aab17b)
- [20] P. H. Liao *et al.*, "Self-organized gate stack of Ge nanosphere/SiO2/Si1−*x*Ge*<sup>x</sup>* enables Ge-based monolithicallyintegrated electronics and photonics on Si platform," in *VLSI Tech. Dig.*, 2018, pp. 157–158, doi: [10.1109/VLSIT.2018.8510695.](http://dx.doi.org/10.1109/VLSIT.2018.8510695)
- <span id="page-5-13"></span>[21] M.-H. Kuo et al., "Very large photoresponsiviy and high photocurrent linearity for Ge-dot/SiO2/SiGe photoMOSFETs under gate modulation," *Opt. Exp.* , vol. 25, no. 21, pp. 25467–25476, Oct. 2017, doi: [10.1364/OE.25.025467.](http://dx.doi.org/10.1364/OE.25.025467)
- <span id="page-5-14"></span>[22] K. H. Chen, C. C. Wang, W. T. Lai, T. George, and P. W. Li, "The pivotal role of oxygen interstitials in the dynamics of growth and movement of Germanium nanocrystallites," *CrystEngComm*, vol. 17, no. 33, pp. 6370–6375, Jul. 2015, doi: [10.1039/C5CE00991J.](http://dx.doi.org/10.1039/C5CE00991J)
- [23] T. George, P. W. Li, K. H. Chen, K. P. Peng, and W. T. Lai, "'Symbiotic' semiconductors: Unusual and counter-intuitive Ge/Si/O interactions," *J. Phys. D, Appl. Phys.*, vol. 50, no. 10, pp. 1–12, Mar. 2017, doi: [10.1088/1361-6463/AA59AB.](http://dx.doi.org/10.1088/1361-6463/AA59AB)