

Received 4 January 2022; revised 24 January 2022; accepted 28 January 2022. Date of publication 1 February 2022; date of current version 22 February 2022.
The review of this article was arranged by Editor Z. Zhang.

Digital Object Identifier 10.1109/JEDS.2022.3148087

A Low-Power CMOS Image Sensor With Multiple-Column-Parallel Readout Structure

JANG-SU HYEON (Student Member, IEEE), SANG-HYEON KIM (Student Member, IEEE),
AND HYEON-JUNE KIM ^{id} (Member, IEEE)

Department of Electrical Information Communication Engineering, Kangwon National University, Gangwon 245-711, Republic of Korea

CORRESPONDING AUTHOR: H.-J. KIM (e-mail: hyeonjunekim@kangwon.ac.kr)

This work was supported in part by the 2021 Research Grant from Kangwon National University, in part by the National Research Foundation of Korea (NRF) grant funded by the Korean Government (MSIT) under Grant 2020R111A3074020. The EDA tool was supported by the IC Design Education Center (IDEC), South Korea.

ABSTRACT This paper presents a low-power multiple-column-parallel (MCP) readout CMOS image sensor (CIS) in terms of its structural features. Because each column in an MCP unit performs analog-to-digital (A/D) conversion sequentially, the columns have their own operating periods before and after A/D conversion. Upon completion of A/D conversion in each column, a local bias control (LBC) scheme is applied using a bias circuit of a pixel source follower (SF) to minimize power consumption. In this study, the effectiveness of the proposed LBC scheme is verified for the MCP readout structure. Through simple modification of a column-biasing circuit, the prototype MCP readout CIS achieved significant power savings, which shows its applicability to low-power CIS applications. The prototype CIS was implemented using a 1P6M 0.18- μm CMOS process. A maximum frame rate of 430 fps was achieved while consuming 2.38 mW of power. Compared to a conventional column driver, the proposed LBC scheme reduces the total power consumption by 29.4%, which is an overall power savings of 15%. The prototype CIS also demonstrated figures of merit of 119.1 $\mu\text{V}\cdot\text{nJ}$ and 8 $\mu\text{V}_{\text{rms}}/\text{kHz}$.

INDEX TERMS CMOS image sensor (CIS), pixel source follower, column driver, bias voltage control technique, local bias control (LBC) scheme, multiple-column-parallel (MCP) readout.

I. INTRODUCTION

Recently, CMOS image sensors (CISs) have been used in various portable electronic devices, such as mobile phones and PCs, as well as in healthcare applications [1]–[3]. Because the mobilities of such devices are limited by their battery lives [4], minimizing their power consumption is an important design concern for CIS applications.

Various studies have been reported on low-power circuit design [5]–[7] in literature for specific operating conditions. In addition, low-power readout techniques that are optimized for the characteristics of input signals [8]–[10] and specific operations related to applications [11]–[14] have been reported. For example, Park *et al.* [7] achieved low power consumption by adopting a fully dynamic CIS structure; however, this structure is not suitable for high-speed operation because it suffers from high readout noise due to increased global supply signal and power-line fluctuations. Liu *et al.* [10] used pixel signal similarity to implement a

low-power readout scheme by reusing the conversion results of previous pixels; however, this scheme is difficult to apply to a readout structure that shares a global reference for analog-to-digital (A/D) conversion. Kim *et al.* [13] proposed a multiresolution CIS adopting the subsampling method to optimize power consumption depending on the imaging conditions; however, the sizes of logic circuits for multiresolution imaging increase with pixel resolution reduction ratios. Because the CIS is a system composed of several functional blocks, while focusing on itself, further performance improvement can be derived by examining the structural role of each block and its power consumption pattern.

There are two different pixel readout mechanisms in CISs for extracting signals: global shutter [15] and rolling shutter readout [16]. Compared to global shutter, the rolling shutter readout is relatively less complex and more cost-efficient. Moreover, the limited numbers of transistors in the pixels allow integration at higher resolutions with less electronic




FIGURE 3. Simplified block diagram of the MCP readout structure.

limited by the transconductance of the pixel SF (G_{M_PX}) and load capacitors (C_L) as

$$BW_{SF} \propto \frac{G_{M_PX}}{C_L}. \quad (1)$$

Because the pixel size is limited, G_{M_PX} depends on I_{BPX} . However, V_{PX} also changes according to I_{BPX} as follows:

$$V_{PX} = A_{SF} \cdot V_{FD} - \left(V_T + \sqrt{\frac{2I_{BPX}}{\beta}} \right) \quad (2)$$

where A_{SF} is the pixel SF gain and V_{FD} is the voltage of the floating diffusion node. In terms of body effect, A_{SF} can be expressed as follows:

$$A_{SF} = \frac{G_{M_PX}}{G_{M_PX} + G_{MB_PX}} \quad (3)$$

$$= \frac{1}{1 + G_{MB_PX}/G_{M_PX}} \quad (4)$$

$$\frac{G_{MB_PX}}{G_{M_PX}} = \frac{\gamma}{2\sqrt{|2\phi_F + (V_{PX} - V_B)|}}. \quad (5)$$

where G_{MB_PX} is the transconductance of the pixel SF with body effect, ϕ_F is the work function, γ is the body effect coefficient, and V_B is the substrate voltage. According to (2) and (3), V_{PX} decreases as I_{BPX} increases, which in turn decreases A_{SF} . Owing to such performance trade-off relationships, in the CP readout structure, changing I_{BPX} to reduce power consumption during CIS operation could cause severe image quality degradation. In terms of reducing V_{DDPX} , with the scaling-down of CMOS technology, the maximum ΔV_{PX} is limited to secure the operating condition of the pixel SF. Fig. 3 shows the simplified block diagram of the MCP readout structure [8], [16]. In a selected row ($R[i]$), the input pixel signals ($P[i, j]$) from columns $C[1]$ to $C[j]$ are inserted sequentially to each MCP readout ADC through the analog




FIGURE 4. (a) Simplified schematic of the analog MUX controller and (b) column readout direction with ϕ_{DC} .




FIGURE 5. Simplified operational timing diagram during the MCP A/D period.

multiplexer (MUX) in the MCP unit. Here, i represents the i -th row, and j represents the j -th column. The simplified schematic of the controller of the analog MUX is shown in Fig. 4(a). It is based on a conventional shift register with additional MUXs to change the logical shifting direction, depending on the control signal of ϕ_{DC} . With the direction control signal ϕ_{DC} , two column selecting sequences to readout in the MCP unit are shown in Fig. 4(b). Because all control logic signals are synchronized and globally fed into all MCP readout channels, there is no performance degradation caused by their operation.

Fig. 5 illustrates the simplified operational timing diagram during the MCP A/D period (T_{AD}). In the MCP unit, each column is selected sequentially along with the control signal ϕ_{CSEL} , and the MCP readout ADCs convert V_{PX} of their corresponding columns during the period of ϕ_{ADC} . Considering the sequential readout operation in the MCP unit, there is an inherent waiting period (T_{CO}) after completion of A/D conversion in each column. Because each column does not perform any function during the T_{CO} period, the performance could be improved for various aspects with additional circuits optimized for utilizing T_{CO} .

III. PROPOSED READOUT SCHEME

Fig. 6 shows the bias current source for the pixel SF in each column, which is a typical cascode structure (M_{CC} and M_B) for improving A_{SF} . As an operational option, ΔV_{PX} can be maximized by changing the biasing voltage of M_{CC} from




FIGURE 6. Simplified schematic of the bias current source for the pixel SF in each column.

V_{BIAS2} to V_{DDPX} . When the pixel signal decreases according to its own light intensity, it causes fluctuations through the globally shared biasing lines V_{BIAS1} and V_{rBIAS2} in the adjacent columns (i.e., coupling noise). Thus, the column bias sampling (CBS) technique [23], [24] is adopted to alleviate the effects of coupling noise. In this study, the LBC scheme is proposed to minimize the power consumption of each column during the T_{CO} period while reducing the bias currents of the pixel SFs. Compared to the conventional case, the bias transistor of M_B is composed of two transistors M_{B1} and M_{B2} ; before the MCP A/D conversion, the own bias voltages are sampled in additional sampling capacitors C_{BS1} and C_{BS2} , respectively. Next, during T_{CO} , the sampled bias voltage of C_{BS2} is reset to the circuit ground voltage V_{SSA} through an additional switch of ϕ_{TCO} , which turns off M_{B2} . Under this bias condition, since the pixel SF is driven only by M_{B1} , its current consumption is reduced by the ratio $M_{B2}/(M_{B1} + M_{B2})$ (i.e., reduction ratio of I_{BPX}). The reduction ratio of I_{BPX} was designed to be 50%. Moreover, the LBC scheme is more efficient than fully turning on and off the bias current sources of the pixel SFs for reducing the settling time for continuous row readout and coupling noise. $\phi_{TCO[j]}$ and $\phi_{CSEL[j+1]}$ are synchronized and applied sequentially in each column. The last column in the MCP unit is reserved for driving the pixel signal of successive rows, which minimizes the settling errors. In addition, MOS capacitors are used as C_{BS} for the CBS technique to increase design precision. They are placed near the bias transistors of the comparator for area efficiency. The power savings effect (PSE) of the proposed LBC scheme can be verified with the averaged bias current consumption (I_{BPX_AVG}) of the pixel SFs. Referring to Fig. 4, the total MCP A/D conversion time, T_{AD} , is composed of two operating periods: T_{PD} (driving V_{PX}) and T_{CO} (applying the LBC scheme). Therefore, I_{BPX_AVG} during $T_{A/D}$ can be expressed as follows:

$$I_{BPX_AVG} \approx \sum \frac{(T_{PD} \cdot I_{PD}) + (T_{CO} \cdot I_{CO})}{T_{AD}} \quad (6)$$

where I_{PD} and I_{CO} represent the bias currents of the pixel SF during T_{PD} and T_{CO} , respectively. As all columns in the MCP unit are selected sequentially, that is, $T_{PD} = T_{AD} - T_{CO}$, (6)




FIGURE 7. Layout design of the (a) 3T active pixel sensor and (b) optical black pixel.

can be written as follows:

$$I_{BPX_AVG} = \frac{1}{T_{AD}} \left(\sum_{n=1}^j \left(\left(T_{AD} - \frac{T_{AD}}{j} (j-n) \right) \cdot I_{PD} + \left(\frac{T_{AD}}{j} (j-n) \cdot I_{CO} \right) \right) \right) \quad (7)$$

$$= \sum_{n=1}^j \left(\left(I_{PD} - \frac{(j-n)}{j} \cdot (I_{PD} - I_{CO}) \right) \right) \quad (8)$$

$$= \sum_{n=1}^j I_{PD} - \sum_{n=1}^j \left(\frac{j-n}{j} \right) \cdot \Delta I_{LBC} \quad (9)$$

where j and n represent the total number of columns and corresponding column number in the MCP unit, respectively. Equation (9) implies that the power savings from the LBC scheme is related to the difference (ΔI_{LBC}) between I_{PD} and I_{CO} and the duration of T_{CO} for each column. Moreover, since the LBC scheme is applied only to T_{AD} of the entire row readout (T_{ROW}), its PSE (%) can be defined in terms of the total power consumption as follows:

$$PSE(\%) = \sum_{n=1}^j \left(\frac{j-n}{j} \right) \cdot \frac{\Delta I_{LBC}}{I_{PD}} \cdot \frac{T_{AD}}{T_{ROW}} \cdot 100. \quad (10)$$

Considering that the proportion of $T_{A/D}$ increases as the ADC resolution increases, the proposed LBC scheme can be used more effectively for high-resolution ADCs in the MCP readout structure, as observed from (10). In particular, its efficiency would be greater in a low-power CIS, where the power consumption of the pixel SF is comparatively higher.

IV. CIRCUIT IMPLEMENTATION

Fig. 7 shows the layout design of the 3T active pixel sensor (APS) used in this work. It is based on the typical 3T-APS structure using PN junction diodes [25], as shown in Fig. 7(a). To alleviate pixel fixed-pattern noise (FPN), optical black pixels (OBPs) [24] are designed and placed on each side of the pixel array, as shown in Fig. 7(b). The output range of the 3T-APS is approximately from 1.4 V to 0.5 V ($\Delta V_{PX} = 0.9$ V). When applying the biasing voltage V_{DDPX} to M_{CC} , ΔV_{PX} is maximized to approximately 1.2 V with a bias current of approximately 3 μ A. From this




FIGURE 8. Optoelectrical response to light intensity.




FIGURE 9. (a) Simplified schematic of the 10-bit SAR ADC in the MCP unit and (b) its comparator.

result, 1-LSB corresponds to approximately $880 \mu\text{V}$ at a resolution of 10 bits. Fig. 8 shows the optoelectric response to light intensity while operating at 60 fps. A sensitivity of $54 \text{ mV/lx}\cdot\text{s}$ was obtained from the slope of the output signal in the prototype CIS.

Fig. 9(a) shows the simplified schematic of the conventional 10-bit SAR ADC in the MCP unit [8]. The capacitive digital-to-analog converter (C-DAC) is binary weighted with a trilevel switching scheme [27], and its total capacitance is 3.58 pF . The comparator of the SAR ADC was designed with a typical two-stage topology of a preamplifier and dynamic latch comparator, as shown in Fig. 9(b). The preamplifier leads to high power consumption because of the constant bias current of $2.35 \mu\text{A}$. To reduce current dissipation, the preamplifier is turned on only during T_{AD} with the enabling switch M_{EN} ($\phi_{A/D}$).

Fig. 10 illustrates the operational timing diagram of the prototype MCS readout CIS with the proposed LBC scheme.




FIGURE 10. Operational timing diagram of the prototype MCS readout CIS with the proposed LBC scheme.




FIGURE 11. Microphotograph of the prototype chip.

Referring to Fig. 9(a), when the pixel is reset with the control signal of ϕ_{RST} , analog correlated double sampling (CDS) is conducted in C_{CDS} with the control signal of ϕ_{CDS} . Next, all columns in each MCP unit are sequentially selected through the analog MUXs by the control signal of ϕ_{CSEL} , and A/D conversion is performed during the period of $\phi_{A/D}$. Before A/D conversion of each column, the comparator inputs of V_{CDS} and V_{DAC} are reset to V_{CM2} with the control signal of ϕ_{CR} . The proposed LBC scheme is applied at the end of each column readout sequentially (T_{CO}), thus minimizing power consumption. Note that the proposed scheme is not applied to the last column to drive the successive row effectively.

V. MEASUREMENT RESULTS AND DISCUSSION

The prototype CIS was fabricated using $0.18\text{-}\mu\text{m}$ 1-poly 6-metal (1P6M) CMOS technology. Fig. 11 shows a microphotograph of the prototype chip. The chip size is $2.5 \text{ mm} \times 2.5 \text{ mm}$, and an effective pixel array of 160×120 was implemented with $6 \mu\text{m}$ pitch of the 3T-APS. Then,




FIGURE 12. Measurement environment for the prototype CIS.



FIGURE 13. Sample image acquired by the prototype CIS.

five additional OBPs were placed on each side of the pixel array. In this design, ten MCP readout units with one 10-bit SAR ADC, which cover 16 columns, are implemented. Fig. 12 shows the measurement environment to verify the performance of the prototype CIS. Various control signals are generated by the external field-programmable gate array (FPGA) board to the chip board. The output codes of the chip board are transmitted to a PC through the USB interface and is displayed using an imaging software program in real time. The sample image acquired by the prototype CIS is shown in Fig. 13. The prototype CIS demonstrates 430 fps, corresponding to a pixel rate of 8.23 Mp/s. The readout time for a single row is approximately 19.4 μ s, with 3 μ s for the analog CDS operation and 16.4 μ s for the MCP readout operation. With the OBP information, FPN from the MCP readout structure was removed via off-chip digital calibration [29].

To confirm the noise influence of the proposed LBC scheme, the histogram of random noise (RN) is shown in Fig. 14 as an image quality indicator [30]. Under dark illumination conditions as in [14], the sample images of 100 frames were captured to obtain the standard deviation of the RN. Compared to the conventional case, when the proposed LBC scheme was applied, the RN increased slightly from 0.47 to 0.55 LSB_{rms} at 620 fps. Moreover, by lowering the operating speed from 620 to 430 fps, the RN was further alleviated by 0.47 LSB_{rms} . Here, we changed T_{AD} from 16.4 to 11.4 μ s (thus reducing MCP readout speed by 30%). This result implies that the RN increased owing to the column drivers when adopting the LBC scheme without adequate settling time. Hence, power savings would limit the maximum operating speed, which is a disadvantage of the




FIGURE 14. Histogram of random noise as image quality indicator.




FIGURE 15. Power breakdown of the prototype CIS.

LBC scheme. Note that in the CBS technique, column fixed-pattern noise (CFPN) can be caused by switching noise but is mitigated by the CDS operation. Considering the various CIS applications, it is useful as a low-power technique in applications that do not require high-speed operation.

Fig. 15 shows the power breakdown of the prototype CIS. In this work, because the low-power-consuming SAR ADC is used for MCP readout, the column driver is the block that consumes the most power. Before applying the proposed LBC scheme, the column driver consumes 1.44 mW, corresponding to 51% of the total power consumption of 2.81 mW. With the proposed LBC scheme, the power consumption of the column driver is 1.02 mW, which is reduced by 29.4%. This results in a total power consumption of 2.38 mW, with an overall power savings of 15%.

As the pixel resolution of the CIS increases, the number of columns increases. Since the proposed LBC scheme reduces the power consumption of the column driver, the power reduction effect increases proportionally as the number of columns increases. In addition, since the number of rows increases as the pixel resolution increases, the column driver consumes more power to satisfy a given frame rate. This means that when the proposed LBC scheme is applied in high-resolution CISs, the PSE would be greater because the power consumed by the pixel SF is comparatively higher.

TABLE 1. Performance summary.

Parameter	Value
Technology	0.18 μm CMOS Process
Chip area	2.5 \times 2.5 mm
Supply voltages	3 V (Pixel), 1.8 V (Circuit)
Number of pixels	160 (H) \times 120 (V)
Pixel size	6 μm \times 6 μm
Random noise	0.47 LSB _{rms}
ADC resolution	10 bits
ADC input range	0.9 V
Dynamic range	57.4 dB
Power consumption	2.81 mW (w/o PBC) 2.38 mW (w/ PBC)
Frame rate (fps)	430
FoM ($\mu\text{V}\cdot\text{nJ}$)	119.1

TABLE 2. Performance comparison.

	[9]	[31]	[32]	This work
Process technology	0.35 μm CMOS	0.13 μm CMOS	0.18 μm CMOS	0.18 μm CMOS
Photodiode	PN	PN	PN	PN
Pixel pitch (μm)	3.5	11.2	4.4	4.4
Transistors per pixel	3	3	3	3
Pixel resolution	384 \times 256	644 \times 488	256 \times 128	160 \times 120
ADC type	SAR	SAR	SAR	SAR
ADC resolution (bits)	10	14	12	10
Random noise (μV_{rms})	2770	83	96.5	413
Frame rate (fps)	381	120	90	430
Power (mW)	*11.65	78	4.4	2.38
**FoM ₁ [$\mu\text{V}_{\text{rms}}\cdot\text{nJ}$]	861	171	145	119.1
***FoM ₂ [$\mu\text{V}_{\text{rms}}/\text{kHz}$]	28.4	1.42	8.38	8.0

*Power consumption is calculated by 1-column power consumption \times 256 columns
 **FoM₁ = [Noise] \times [Power consumption] / [The number of pixels] / [Frame rate]
 ***FoM₂ = [Noise] / [The number of vertical pixels] / [Frame rate]

Referring to (10), when the proportion of $T_{A/D}$ increases as the ADC resolution increases, the proposed LBC scheme can be used more effectively for high-resolution ADCs. Considering these, although the proposed LBC scheme was verified in this study for the prototype CIS with low pixel resolution, it is worth noting that the PSE of the LBC scheme is expected to increase further when applied for high pixel resolution in high-resolution ADCs.

The measured performance of the prototype CIS is summarized in Table 1. We note that as one of the layout concerns in this design, the input line of the test ADC was routed to the output pad across the global digital control logic (GDCR) without any shielding. Thus, it is difficult to evaluate the static performance, such as differential nonlinearity (DNL), integral nonlinearity (INL), and ADC readout circuit noise, of the SAR ADC alone. This layout problem is expected to be effectively solved by modifying the layout pattern and further adding a layout shielding pattern. Nevertheless, based on the primary characteristics,

the proposed scheme is suitable for implementing a low-power MCP readout structure. Table 2 shows the performance comparison of the proposed scheme with other works [9], [31], [32]. The figures of merit (FoMs) in terms of power efficiency and noise performance [33] are calculated as

$$FoM_1 = \frac{\text{Noise} \times \text{Power consumption}}{\text{Number of pixels} \times \text{frame rate}} \quad (11)$$

$$FoM_2 = \frac{\text{Noise}}{\text{Number of vertical pixels} \times \text{frame rate}} \quad (12)$$

Although this work has a small-resolution pixel array format, the two FoMs reflect the performance changes as the pixel rate increases. For the two FoMs, the prototype CIS demonstrates better performance for FoM₁ (119.1 $\mu\text{V}_{\text{rms}}\cdot\text{nJ}$) compared to other works. For FoM₂, considering that the pixel pitch size of the proposed image sensor is similar to that of a commercial image sensor, the results of this work are comparable from the commercial perspective. This study demonstrates the effectiveness of the LBC scheme in the MCP readout structure. Although the MCP readout ADCs are disadvantageous in terms of their power consumption compared to the CP readout ADCs, the proposed LBC scheme can be used via structural connection to the MCP readout ADC operation. In addition, the proposed LBC scheme is well suited to the column driver based on its MCP structural feature. However, the proposed scheme may also be applied to CP structures that are based on single-slope or two-step single-slope ADCs because these structures can change the bias currents of the comparators upon completion of A/D conversion.

VI. CONCLUSION

This study introduced a low-power MCP readout CIS based on structural features. When performing A/D conversion for each column sequentially, the proposed LBC scheme changes the bias voltage of the pixel SF to minimize power consumption. Based on the power savings analysis of the proposed LBC scheme proposed herein, we estimated that a PSE equivalent to approximately 16% of the total power can be achieved. In the actual measurements, the PSE of 29.4% for the column drivers was demonstrated with the prototype CIS, which corresponds to an overall power savings of 15% in the CIS. The predicted and measured PSEs of the proposed scheme show similar results, which proves that the LBC scheme reduces the power consumed by the column driver effectively. As the pixel sizes in CISs continue to diminish, the MCP readout structure with the proposed scheme can be used for low-power CIS applications.

REFERENCES

- [1] A. Khosla and D. S. Kim, *Optics Imaging Devices*. Boca Raton, FL, USA: CRC Press, 2015.
- [2] J. Ohta, *Smart CMOS Image Sensors and Applications*, Boca Raton, FL, USA: CRC Press, 2010.
- [3] A. J. P. Theuwissen, "Better pictures through physics," *IEEE Solid-State Circuits Mag.*, vol. 2, no. 2, pp. 22–28, Jun. 2010.
- [4] D. W. F. Krevelen and R. Poelman, "A survey of augmented reality technologies, applications and limitations," *J. Virtual Reality*, vol. 9, no. 2, pp. 1–19, Jan. 2010.

- [5] Y. Chae and G. Han, "Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator," *IEEE J. Solid-State Circuits*, vol. 44, no. 2, pp. 458–472, Feb. 2009, doi: [10.1109/JSSC.2008.2010973](https://doi.org/10.1109/JSSC.2008.2010973).
- [6] E. R. Fossum and D. B. Hondongwa, "A review of the pinned photodiode for CCD and CMOS image sensors," *IEEE J. Electron Devices Soc.*, vol. 2, pp. 33–43, 2014.
- [7] I. Park, W. Jo, C. Park, B. Park, J. Cheon, and Y. Chae, "A 640 × 640 fully dynamic CMOS image sensor for always-on operation," *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 898–907, Apr. 2020, doi: [10.1109/JSSC.2019.2959486](https://doi.org/10.1109/JSSC.2019.2959486).
- [8] H.-J. Kim *et al.*, "A delta-readout scheme for low-power CMOS image sensors with multi-column-parallel SAR ADCs," *IEEE J. Solid-State Circuits*, vol. 51, no. 10, pp. 2262–2273, Oct. 2016, doi: [10.1109/JSSC.2016.2581819](https://doi.org/10.1109/JSSC.2016.2581819).
- [9] H. Yu, W. Tang, M. Guo, and S. Chen, "A two-step prediction ADC architecture for integrated low power image sensors," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 1, pp. 50–60, Jan. 2017, doi: [10.1109/TCSI.2016.2603519](https://doi.org/10.1109/TCSI.2016.2603519).
- [10] L. Liu, H. Yu, and S. Chen, "Low-power column-parallel ADC for CMOS image sensor by leveraging spatial likelihood in natural scene," in *Proc. IEEE SENSORS*, Valencia, Spain, 2014, pp. 1196–1199, doi: [10.1109/ICSENS.2014.6985223](https://doi.org/10.1109/ICSENS.2014.6985223).
- [11] H.-J. Kim, S.-I. Hwang, J.-H. Chung, J.-H. Park, and S.-T. Ryu, "A dual-imaging speed-enhanced CMOS image sensor for real-time edge extraction," *IEEE J. Solid-State Circuits*, vol. 52, no. 9, pp. 2488–2497, Sep. 2017, doi: [10.1109/JSSC.2017.2718665](https://doi.org/10.1109/JSSC.2017.2718665).
- [12] C. Lee, W. Chao, S. Lee, J. Hone, A. Molnar, and S. H. Hong, "A low-power edge detection image sensor based on parallel digital pulse computation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 11, pp. 1043–1047, Nov. 2015, doi: [10.1109/TCSII.2015.2455354](https://doi.org/10.1109/TCSII.2015.2455354).
- [13] D. Kim, M. Song, B. Choe, and S. Y. Kim, "A multi-resolution mode CMOS image sensor with a novel two-step single-slope ADC for intelligent surveillance systems," *Sensors*, vol. 17, no. 7, p. 1497, 2017. [Online]. Available: <https://doi.org/10.3390/s17071497>
- [14] H.-J. Kim, "A sun-tracking CMOS image sensor with black-sun readout scheme," *IEEE Trans. Electron Devices*, vol. 68, no. 3, pp. 1115–1120, Mar. 2021, doi: [10.1109/TEDE.2021.3052450](https://doi.org/10.1109/TEDE.2021.3052450).
- [15] C. Brandli, R. Berner, M. Yang, S.-C. Liu, and T. Delbruck, "A 240 × 180 130 dB 3 μs latency global shutter spatiotemporal vision sensor," *IEEE J. Solid-State Circuits*, vol. 49, no. 10, pp. 2333–2341, Oct. 2014, doi: [10.1109/JSSC.2014.2342715](https://doi.org/10.1109/JSSC.2014.2342715).
- [16] C. Liang, L. Chang, and H. H. Chen, "Analysis and compensation of rolling shutter effect," *IEEE Trans. Image Process.*, vol. 17, pp. 1323–1330, 2008, doi: [10.1109/TIP.2008.925384](https://doi.org/10.1109/TIP.2008.925384).
- [17] R. Funatsu *et al.*, "6.2 133Mpixel 60fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2015, pp. 1–3, doi: [10.1109/ISSCC.2015.7062951](https://doi.org/10.1109/ISSCC.2015.7062951).
- [18] S. Huang *et al.*, "A 2.5 inch 33Mpixel 60fps CMOS image sensor for UHD TV application," in *Proc. IEEE Int. Image Sens. Workshop*, Jun. 2009, pp. 308–311.
- [19] K. Shiraishi *et al.*, "6.7 A 1.2e⁻ temporal noise 3D-stacked CMOS image sensor with comparator-based multiple-sampling PGA," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2016, pp. 122–123, doi: [10.1109/ISSCC.2016.7417937](https://doi.org/10.1109/ISSCC.2016.7417937).
- [20] "Scaling CMOS Image Sensors." Semiconductor Engineering. [Online]. Available: <https://semiengineering.com/scaling-cmos-image-sensors/> (accessed Aug. 12, 2021).
- [21] T. Haruta *et al.*, "4.6 A 1/2.3inch 20Mpixel 3-layer stacked CMOS Image Sensor with DRAM," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2017, pp. 76–77, doi: [10.1109/ISSCC.2017.7870268](https://doi.org/10.1109/ISSCC.2017.7870268).
- [22] P.-S. Chou *et al.*, "A 1.1 μm-pitch 13.5Mpixel 3D-stacked CMOS image sensor featuring 230fps full-high-definition and 514fps high-definition videos by reading 2 or 3 rows simultaneously using a column-switching matrix," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, San Francisco, CA, USA, 2018, pp. 88–90, doi: [10.1109/ISSCC.2018.8310197](https://doi.org/10.1109/ISSCC.2018.8310197).
- [23] K. Nie, W. Zha, X. Shi, J. Li, J. Xu, and J. Ma, "A single slope ADC with row-wise noise reduction technique for CMOS image sensor," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 9, pp. 2873–2882, Sep. 2020, doi: [10.1109/TCSI.2020.2979321](https://doi.org/10.1109/TCSI.2020.2979321).
- [24] H.-J. Kim, "11-bit column-parallel single-slope ADC with first-step half-reference ramping scheme for high-speed CMOS image sensors," *IEEE J. Solid-State Circuits*, vol. 56, no. 7, pp. 2132–2141, Jul. 2021, doi: [10.1109/JSSC.2021.3059909](https://doi.org/10.1109/JSSC.2021.3059909).
- [25] S.-G. Wu *et al.*, "A high performance active pixel sensor with 0.18 μm CMOS color imager technology," in *Int. Electron Devices Meeting Tech. Dig.*, Washington, DC, USA, 2001, pp. 1–4, doi: [10.1109/IEDM.2001.979567](https://doi.org/10.1109/IEDM.2001.979567).
- [26] "Optical black pixel readout for image sensor data correction," U.S. Patent 13 558 911, Jul. 26, 2012.
- [27] Y. Zhu *et al.*, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, Jun. 2010, doi: [10.1109/JSSC.2010.2048498](https://doi.org/10.1109/JSSC.2010.2048498).
- [28] E. Sanchez-Sinencio, J. Ramirez-Angulo, B. Linares-Barranco, and A. Rodriguez-Vazquez, "Operational transconductance amplifier-based nonlinear function syntheses," *IEEE J. Solid-State Circuits*, vol. 24, no. 6, pp. 1576–1586, Dec. 1989, doi: [10.1109/4.44993](https://doi.org/10.1109/4.44993).
- [29] M.-W. Seo *et al.*, "A low-noise high intrascene dynamic range CMOS image sensor with a 13 to 19b variable-resolution column-parallel folding-integration/cyclic ADC," *IEEE J. Solid-State Circuits*, vol. 47, no. 1, pp. 272–283, Jan. 2012, doi: [10.1109/JSSC.2011.2164298](https://doi.org/10.1109/JSSC.2011.2164298).
- [30] X. Wang, P. R. Rao, and A. J. P. Theuwissen, "Fixed-pattern noise induced by transmission gate in pinned 4T CMOS image sensor pixels," in *Proc. Eur. Solid-State Device Res. Conf.*, Montreux, Switzerland, 2006, pp. 331–334, doi: [10.1109/ESSDER.2006.307705](https://doi.org/10.1109/ESSDER.2006.307705).
- [31] J.-B. Kim, S.-K. Hong, and O.-K. Kwon, "A low-power CMOS image sensor with area-efficient 14-bit two-step SA ADCs using pseudomultiple sampling method," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 5, pp. 451–455, May 2015, doi: [10.1109/TCSII.2014.2387531](https://doi.org/10.1109/TCSII.2014.2387531).
- [32] M.-K. Kim, S.-K. Hong, and O.-K. Kwon, "A fast multiple sampling method for low-noise CMOS image sensors with column-parallel 12-bit SAR ADCs," *Sensors*, vol. 16, no. 1, p. 27, 2016. [Online]. Available: <https://doi.org/10.3390/s16010027>
- [33] S. Kawahito, "Column readout circuit design for high speed low noise imaging," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2010, pp. 1–6.



JANG-SU HYEON (Student Member, IEEE) received the B.S. degree from the Division of Electronics, Information and Communication Engineering, Kangwon National University, Samcheok, South Korea, in 2021, where he is currently pursuing the M.S. degree in electronics engineering. His current research interests include CMOS image sensor systems for machine vision and chemical sensor systems.



SANG-HYEON KIM (Student Member, IEEE) received the B.S. degree from the Division of Electronics, Information and Communication Engineering, Kangwon National University, Samcheok, South Korea, in 2022, where he is currently pursuing the M.S. degree in electronics engineering. His current research interests include low-power mixed-signal integrated circuits.



HYEON-JUNE KIM (Member, IEEE) received the B.S. degree from the Kumoh National Institute of Technology, Gumi, South Korea, in 2010, and the M.S. and Ph.D. degrees from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2012 and 2017, respectively. From 2017 to 2020, he was a Senior Engineer with the CIS Development Division, SK Hynix, Icheon, South Korea, and worked on the development of commercial CISs. He has been with the Department of Electronics Engineering, Kangwon National University, Samcheok, South Korea, since 2020, where he is currently an Associate Professor. His current research interests include low-power, low-noise analog and mixed-signal integrated circuits, CMOS image sensor systems, and chemical sensor systems.